{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:03:50Z","timestamp":1729609430091,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ipdpsw.2010.5470788","type":"proceedings-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T18:25:42Z","timestamp":1275071142000},"page":"1-8","source":"Crossref","is-referenced-by-count":3,"title":["A Markov chain based method for NoC end-to-end latency evaluation"],"prefix":"10.1109","author":[{"given":"Sahar","family":"Foroutan","sequence":"first","affiliation":[]},{"given":"Yvain","family":"Thonnart","sequence":"additional","affiliation":[]},{"given":"Richard","family":"Hersemeule","sequence":"additional","affiliation":[]},{"given":"Ahmed","family":"Jerraya","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Schedulability analysis of real-time systems with stochastic task execution times","year":"2002","author":"manolache","key":"ref10"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"572","DOI":"10.1109\/12.509908","article-title":"Execution time analysis of communicating tasks in distributedsystems","volume":"45","author":"kim","year":"1996","journal-title":"Computers IEEE Transactions on"},{"journal-title":"Statistical approach to NoC design (extended version)","year":"0","author":"cohen","key":"ref12"},{"key":"ref13","first-page":"104","author":"soteriou","year":"2006","journal-title":"A Statistical Traffic Model for On-Chip Interconnection Networks"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.820523"},{"key":"ref15","first-page":"503","author":"salminen","year":"2007","journal-title":"On Network-on-chip Comparison"},{"key":"ref16","first-page":"494","author":"benini","year":"2002","journal-title":"Legacy SystemC Co-simulation of Multi-processor Systems-on-Chip"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268972"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364439"},{"key":"ref19","first-page":"157","author":"kiasari","year":"2008","journal-title":"A Markovian Performance Model for Networks-on-Chip"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"ref27"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1145\/343647.343776","article-title":"A generic architecture for on-chip packet-switched interconnections","author":"guerrier","year":"2000","journal-title":"Proceedings of the conference on Design Automation and Test in Europe"},{"journal-title":"The MANGO clockless network-on-chip Concepts and implementation","year":"2005","author":"bjerregaard","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.167"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.10"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2002.1115369"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1201\/9781420044720","author":"coppola","year":"2008","journal-title":"Design of Cost-Efficient Interconnect Processing Units Spidergon STNoC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/b105353"},{"key":"ref20","first-page":"549","author":"hu","year":"1997","journal-title":"An analytical model for wormhole routing with finite size input buffers"},{"key":"ref22","first-page":"547","article-title":"A General Analytical Model of Adaptive Wormhole Routing in k-Ary n-Cube Interconnection Networks","volume":"35","author":"khonsari","year":"2003","journal-title":"Simulation Series"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/90941"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1142\/S0219265902000550"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/12.53599"},{"key":"ref26","first-page":"13","article-title":"An overview of CADP 2001","volume":"4","author":"garavel","year":"2002","journal-title":"European Association for Software Science and Technology (EASST) Newsletter"},{"key":"ref25","first-page":"1","author":"ogras","year":"2007","journal-title":"Analytical router modeling for networkson-chip performance analysis"}],"event":{"name":"Distributed Processing, Workshops and Phd Forum (IPDPSW)","start":{"date-parts":[[2010,4,19]]},"location":"Atlanta, GA, USA","end":{"date-parts":[[2010,4,23]]}},"container-title":["2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5465895\/5470678\/05470788.pdf?arnumber=5470788","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,29]],"date-time":"2019-05-29T17:16:45Z","timestamp":1559150205000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5470788\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/ipdpsw.2010.5470788","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}