{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,7]],"date-time":"2024-08-07T07:03:50Z","timestamp":1723014230592},"reference-count":42,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,3]],"date-time":"2023-07-03T00:00:00Z","timestamp":1688342400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,3]],"date-time":"2023-07-03T00:00:00Z","timestamp":1688342400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001665","name":"French National Research Agency (ANR) through the FASY research project","doi-asserted-by":"publisher","award":["ANR-21-CE25-0008"],"id":[{"id":"10.13039\/501100001665","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,3]]},"DOI":"10.1109\/iolts59296.2023.10224862","type":"proceedings-article","created":{"date-parts":[[2023,8,28]],"date-time":"2023-08-28T17:50:13Z","timestamp":1693245013000},"source":"Crossref","is-referenced-by-count":1,"title":["Towards Dependable RISC-V Cores for Edge Computing Devices"],"prefix":"10.1109","author":[{"given":"Pegdwende Romaric","family":"Nikiema","sequence":"first","affiliation":[{"name":"Univ Rennes, Inria,IRISA, CNRS,France"}]},{"given":"Alessandro","family":"Palumbo","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Italy"}]},{"given":"Allan","family":"Aasma","sequence":"additional","affiliation":[{"name":"Technology Innovation Institute,United Arab Emirates"}]},{"given":"Luca","family":"Cassano","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Italy"}]},{"given":"Angeliki","family":"Kritikakou","sequence":"additional","affiliation":[{"name":"Univ Rennes, Inria,IRISA, CNRS,France"}]},{"given":"Ari","family":"Kulmala","sequence":"additional","affiliation":[{"name":"Technology Innovation Institute,United Arab Emirates"}]},{"given":"Jari","family":"Lukkarila","sequence":"additional","affiliation":[{"name":"Technology Innovation Institute,United Arab Emirates"}]},{"given":"Marco","family":"Ottavi","sequence":"additional","affiliation":[{"name":"Twente University,the Netherlands"}]},{"given":"Rafail","family":"Psiakis","sequence":"additional","affiliation":[{"name":"Technology Innovation Institute,United Arab Emirates"}]},{"given":"Marcello","family":"Traiola","sequence":"additional","affiliation":[{"name":"Univ Rennes, Inria,IRISA, CNRS,France"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3564625.3564629"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IECON43393.2020.9255188"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IWASI.2019.8791343"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2223715"},{"key":"ref15","author":"waterman","year":"2019","journal-title":"The RISC-V Instruction Set Manual Volume II Privileged Architecture Document Version 20190608-Priv-MSU-Ratified"},{"key":"ref37","first-page":"505","article-title":"A RISC-V fault-tolerant microcontroller core architecture based on a hardware thread full\/partial protection and a thread-controlled watch-dog timer","author":"blasi","year":"2019","journal-title":"APPLEPIES"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT52863.2021.9609917"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.3390\/electronics11010122"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3171810"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DFT52944.2021.9568291"},{"key":"ref11","article-title":"Post-quantum lms and sphincs+ hash-based signatures for uefi secure boot","author":"kampanakis","year":"2021","journal-title":"Cryptology ePrint Archive"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2018.2852606"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116252"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICoCS.2015.7483287"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ETS50041.2021.9465449"},{"key":"ref1","first-page":"1","article-title":"Design and implementation of a dynamic information flow tracking architecture to secure a rise-v core for iot applications","author":"palmiero","year":"2018","journal-title":"2018 IEEE High Performance extreme Computing Conference (HPEC)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2012.6378199"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS48698.2020.9081185"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DFT56152.2022.9962352"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/SpaceComp.2019.00008"},{"key":"ref19","author":"domas","year":"2018","journal-title":"Hardware Backdoors in X86 CPUs"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378629"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2009.5224959"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569378"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS54261.2022.9770162"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2022.102592"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICAM.2017.8242145"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3129149"},{"key":"ref41","article-title":"Impact of transient faults on timing behavior and mitigation with near-zero wcet overhead","author":"nikiema","year":"2023","journal-title":"ECRTS 2023 – 35th Euromicro Conference on Real-Time Systems"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2022.102543"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICASID.2017.8285773"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-017-0025-y"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.3390\/electronics6030052"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS48698.2020.9080961"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942177"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS52030.2021.00038"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.14569\/IJACSA.2018.090354"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3457388.3458657"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ETS56758.2023.10174099"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1137\/S0036144598347011"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2732209.2732216"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-S58398.2023.00062"}],"event":{"name":"2023 IEEE 29th International Symposium on On-Line Testing and Robust System Design (IOLTS)","location":"Crete, Greece","start":{"date-parts":[[2023,7,3]]},"end":{"date-parts":[[2023,7,5]]}},"container-title":["2023 IEEE 29th International Symposium on On-Line Testing and Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10224820\/10224858\/10224862.pdf?arnumber=10224862","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T17:51:13Z","timestamp":1695664273000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10224862\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,3]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/iolts59296.2023.10224862","relation":{},"subject":[],"published":{"date-parts":[[2023,7,3]]}}}