{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:45:10Z","timestamp":1725561910744},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/iolts.2016.7604709","type":"proceedings-article","created":{"date-parts":[[2016,10,24]],"date-time":"2016-10-24T16:24:50Z","timestamp":1477326290000},"page":"233-238","source":"Crossref","is-referenced-by-count":2,"title":["A high performance scan flip-flop design for serial and mixed mode scan test"],"prefix":"10.1109","author":[{"given":"Satyadev","family":"Ahlawat","sequence":"first","affiliation":[]},{"given":"Jaynarayan","family":"Tudu","sequence":"additional","affiliation":[]},{"given":"Anzhela","family":"Matrosova","sequence":"additional","affiliation":[]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/196244.196285"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/54.2032"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307545"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1998.646598"},{"key":"ref14","first-page":"10","article-title":"Progressive random access scan: a simultaneous solution to test power, test data volume and test time","author":"baik","year":"2005","journal-title":"Proceedings of the IEEE InternationalTest Conference ITC 2005"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.1109\/ISVDAT.2016.8064866","article-title":"JSCAN: a joint-scan dft architecture to minimize test time, pattern volume, and power","author":"tudu","year":"2016","journal-title":"20th International Symposium on VLSI Design and Test VDAT 2016"},{"key":"ref16","first-page":"1","article-title":"Achieving high transition delay fault coverage with partial DTSFF scan chains","author":"xu","year":"2007","journal-title":"IEEE InternationalTest Conference ITC 2007"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.69"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240670"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743209"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1261835"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557079"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/BF00137392"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/12.54847"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.12"},{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","year":"2000","author":"bushnell","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/196244.196283"}],"event":{"name":"2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS)","start":{"date-parts":[[2016,7,4]]},"location":"Sant Feliu de Guixols, Spain","end":{"date-parts":[[2016,7,6]]}},"container-title":["2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7589476\/7604654\/07604709.pdf?arnumber=7604709","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,14]],"date-time":"2019-09-14T20:06:48Z","timestamp":1568491608000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7604709\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iolts.2016.7604709","relation":{},"subject":[],"published":{"date-parts":[[2016,7]]}}}