{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:41:45Z","timestamp":1725615705125},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/iolts.2014.6873662","type":"proceedings-article","created":{"date-parts":[[2014,8,19]],"date-time":"2014-08-19T17:48:18Z","timestamp":1408470498000},"page":"13-18","source":"Crossref","is-referenced-by-count":3,"title":["Area-efficient synthesis of fault-secure NoC switches"],"prefix":"10.1109","author":[{"given":"Atefe","family":"Dalirsani","sequence":"first","affiliation":[]},{"given":"Michael A.","family":"Kochte","sequence":"additional","affiliation":[]},{"given":"Hans-Joachim","family":"Wunderlich","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2011.33"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2013.6653580"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887832"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2010.5560191"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/43.644041"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2007.31"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.20"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2098590"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847907"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008244815697"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090875"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484862"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2007.24"},{"key":"7","first-page":"431","article-title":"Optimizing power and performance for reliable on-chip networks","author":"yanamandra","year":"2010","journal-title":"Proc Asia and South Pacific Design Automation Conf (ASP-DAC)"},{"key":"6","first-page":"1","article-title":"Dependable network-on-chip router able to simultaneously tolerate soft errors and crosstalk","author":"frantz","year":"2006","journal-title":"Proc IEEE Intl Test Conf (ITC)"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2008.35"},{"journal-title":"Self-Checking and Fault Tolerant Digital Design","year":"2001","author":"lala","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2013711"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231078"}],"event":{"name":"2014 IEEE 20th International On-Line Testing Symposium (IOLTS)","start":{"date-parts":[[2014,7,7]]},"location":"Platja d'Aro, Girona, Spain","end":{"date-parts":[[2014,7,9]]}},"container-title":["2014 IEEE 20th International On-Line Testing Symposium (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6867432\/6873658\/06873662.pdf?arnumber=6873662","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T11:56:55Z","timestamp":1490270215000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6873662\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/iolts.2014.6873662","relation":{},"subject":[],"published":{"date-parts":[[2014,7]]}}}