{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T13:48:54Z","timestamp":1742392134964,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/icpp.2011.63","type":"proceedings-article","created":{"date-parts":[[2011,10,18]],"date-time":"2011-10-18T11:36:33Z","timestamp":1318937793000},"page":"73-82","source":"Crossref","is-referenced-by-count":6,"title":["Eager Meets Lazy: The Impact of Write-Buffering on Hardware Transactional Memory"],"prefix":"10.1109","author":[{"given":"Anurag","family":"Negi","sequence":"first","affiliation":[]},{"given":"Ruben","family":"Titos-Gil","sequence":"additional","affiliation":[]},{"given":"Manuel E.","family":"Acacio","sequence":"additional","affiliation":[]},{"given":"Jose M.","family":"Garcia","sequence":"additional","affiliation":[]},{"given":"Per","family":"Stenstrom","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"FASTM: A log-based hardware transactional memory with fast abort recovery","author":"marc","year":"2009","journal-title":"Proc Int l Conf Parallel Architectures and Compilation Techniques"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset","author":"martin","year":"2005","journal-title":"Computer Architecture News"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2010.5642062"},{"key":"ref14","article-title":"Dynamically filtering thread-local variables in lazy-lazy hardware transactional memory","author":"sutirtha","year":"2009","journal-title":"HPCC ‘09 Proc 11th Conference on High Performance Computing and Communications"},{"key":"ref15","first-page":"136","article-title":"Refereeing conflicts in hardware transactional memory","author":"arrvindh","year":"2009","journal-title":"Proc 23rd Int'l Conf Supercomputing"},{"key":"ref16","article-title":"Flexible decoupled transactional memory support","author":"arrvindh","year":"2008","journal-title":"Proc of the 35th International Symp on Computer Architecture"},{"key":"ref17","article-title":"EazyHTM: Eager-lazy hardware transactional memory","author":"sasa","year":"2009","journal-title":"Procs of the 42nd Intl Symp on Microarchitecture"},{"key":"ref18","article-title":"Classification and elimination of conflicts in transactional memory systems","author":"waliullah","year":"0","journal-title":"TR 2010 09 Dept of Computer Science and Engineering Chalmers University of Technology"},{"key":"ref19","first-page":"261","article-title":"LogTM-SE: Decoupling hardware transactional memory from caches","author":"luke","year":"2007","journal-title":"Proc High Performance Computer Architecture Symp"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"193","DOI":"10.1006\/jpdc.1995.1059","article-title":"Using write caches to improve performance of cache coherence protocols in shared-memory multiprocessors","volume":"26","author":"fredrik","year":"1995","journal-title":"J Parallel Distrib Comput"},{"key":"ref3","first-page":"97","article-title":"A scalable, non-blocking approach to transactional memory","author":"hassan","year":"2007","journal-title":"Proc High Performance Computer Architecture Symp"},{"key":"ref6","article-title":"Predicting the scalability of an stm","author":"aleksandar","year":"2010","journal-title":"TRANSACT '10 5th ACM SIGPLAN Workshop on Transactional Computing"},{"key":"ref5","first-page":"157","article-title":"Early experience with a commercial hardware transactional memory implementation","author":"dave","year":"2009","journal-title":"Proc of the 14th Int'l Symposium on Architectural Support for Programming Language and Operating Systems ASPLOS ‘09"},{"key":"ref8","article-title":"Transactional coherence and consistency: Simplifying parallel hardware and software","volume":"24","author":"lance","year":"2004","journal-title":"IEEE Micro"},{"key":"ref7","first-page":"195","article-title":"Speculative versioning cache","author":"sridhar","year":"1998","journal-title":"Proc 4th Int l Symp High-Performance Computer Architecture"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636089"},{"key":"ref1","first-page":"81","article-title":"Performance pathologies in hardware transactional memory","author":"jayaram","year":"2007","journal-title":"Proc 34th Ann Int'l Symp Computer Architecture"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698569"}],"event":{"name":"2011 International Conference on Parallel Processing (ICPP)","start":{"date-parts":[[2011,9,13]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2011,9,16]]}},"container-title":["2011 International Conference on Parallel Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6046213\/6047040\/06047174.pdf?arnumber=6047174","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T04:12:49Z","timestamp":1497931969000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6047174\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/icpp.2011.63","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}