{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T14:12:07Z","timestamp":1725459127818},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/icicdt.2012.6232856","type":"proceedings-article","created":{"date-parts":[[2012,7,19]],"date-time":"2012-07-19T23:42:57Z","timestamp":1342741377000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Analytical modeling of parasitics in monolithically integrated 3D inverters"],"prefix":"10.1109","author":[{"given":"J.","family":"Lacord","sequence":"first","affiliation":[]},{"given":"P.","family":"Batude","sequence":"additional","affiliation":[]},{"given":"G.","family":"Ghibaudo","sequence":"additional","affiliation":[]},{"given":"F.","family":"Boeuf","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1149\/1.2982853"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469275"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2121912"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.7567\/SSDM.2011.D-1-2","article-title":"Accurate and ready-to-use parasitic capacitances models for advanced 2D\/3D CMOS device structure comparison","author":"lacord","year":"2011","journal-title":"International Conference on Solid State Devices and Materials"},{"key":"6","first-page":"1","article-title":"Competitive and cost effective high-k based 28nm CMOS technology for low power applications","author":"arnaud","year":"2009","journal-title":"IEDM Tech Dig"},{"key":"5","first-page":"158","article-title":"Demonstration of low temperature 3D sequential FDSOI integration down to 50 nm gate length","author":"batude","year":"2011","journal-title":"VLSI Symp Tech Dig"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424353"},{"key":"9","article-title":"Comprehensive and accurate parasitic capacitances models for 2D and 3D CMOS devices structures","author":"lacord","year":"0","journal-title":"IEEE Trans Electron Devices"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424352"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.921274"}],"event":{"name":"2012 IEEE International Conference on IC Design & Technology (ICICDT)","start":{"date-parts":[[2012,5,30]]},"location":"Austin, TX, USA","end":{"date-parts":[[2012,6,1]]}},"container-title":["2012 IEEE International Conference on IC Design & Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6225515\/6232832\/06232856.pdf?arnumber=6232856","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T21:37:52Z","timestamp":1497994672000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6232856\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/icicdt.2012.6232856","relation":{},"subject":[],"published":{"date-parts":[[2012,5]]}}}