{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:22:59Z","timestamp":1729617779073,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/iccd.2011.6081373","type":"proceedings-article","created":{"date-parts":[[2011,11,21]],"date-time":"2011-11-21T16:47:00Z","timestamp":1321894020000},"page":"39-44","source":"Crossref","is-referenced-by-count":3,"title":["DPPC: Dynamic power partitioning and capping in chip multiprocessors"],"prefix":"10.1109","author":[{"given":"Kai","family":"Ma","sequence":"first","affiliation":[]},{"given":"Xiaorui","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Yefu","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/1250662.1250713"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref12","article-title":"Power and temperature control on a 90-nm itanium family processor","volume":"41","author":"rich","year":"2006","journal-title":"IEEE J of Solid-State Circuits"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TCAD.2005.855975"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/980152.980157"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/ASSCC.2006.357840"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/ISCA.2008.40"},{"key":"ref17","article-title":"Adaptive power control with online model estimation for chip multiprocessors","volume":"22","author":"wang","year":"2011","journal-title":"IEEE Trans Parallel Distrib Syst"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1145\/1555754.1555794"},{"key":"ref19","article-title":"Architecting for power management: The IBM POWER7 approach","author":"ware","year":"2010","journal-title":"HPCA"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/MICRO.2003.1253186"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/MICRO.2006.8"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TPDS.2006.78"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ICAC.2007.35"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/1454115.1454141"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/2000064.2000117"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ICCD.2007.4601907"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/1088149.1088188"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/1089008.1089009"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1145\/1854273.1854283"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/FCCM.2009.38"}],"event":{"name":"2011 IEEE 29th International Conference on Computer Design (ICCD 2011)","start":{"date-parts":[[2011,10,9]]},"location":"Amherst, MA, USA","end":{"date-parts":[[2011,10,12]]}},"container-title":["2011 IEEE 29th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6066261\/6081363\/06081373.pdf?arnumber=6081373","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T06:07:31Z","timestamp":1497938851000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6081373\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/iccd.2011.6081373","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}