{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:37:34Z","timestamp":1729643854069,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/iccd.2011.6081371","type":"proceedings-article","created":{"date-parts":[[2011,11,21]],"date-time":"2011-11-21T21:47:00Z","timestamp":1321912020000},"page":"25-30","source":"Crossref","is-referenced-by-count":6,"title":["Leveraging torus topology with deadlock recovery for cost-efficient on-chip network"],"prefix":"10.1109","author":[{"given":"Minjeong","family":"Shin","sequence":"first","affiliation":[]},{"given":"John","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1999.797388"},{"key":"ref13","first-page":"455","article-title":"Managing Distributed, Shared L2 Caches through OS-Level Page Allocation","author":"cho","year":"2006","journal-title":"Micro"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1645213.1645217"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.35"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341445"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"201","DOI":"10.1109\/ISCA.1995.524561","article-title":"An efficient, fully adaptive deadlock recovery scheme: DISHA","author":"anjan","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's general execution-driven multiprocessor simulator (gems) toolset","volume":"33","author":"martin","year":"2005","journal-title":"SIGArch Computer Architecture News"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"}],"event":{"name":"2011 IEEE 29th International Conference on Computer Design (ICCD 2011)","start":{"date-parts":[[2011,10,9]]},"location":"Amherst, MA, USA","end":{"date-parts":[[2011,10,12]]}},"container-title":["2011 IEEE 29th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6066261\/6081363\/06081371.pdf?arnumber=6081371","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T07:36:59Z","timestamp":1686469019000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6081371\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iccd.2011.6081371","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}