{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T00:27:11Z","timestamp":1725668831431},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/iccd.2009.5413160","type":"proceedings-article","created":{"date-parts":[[2010,2,17]],"date-time":"2010-02-17T13:35:32Z","timestamp":1266413732000},"page":"150-157","source":"Crossref","is-referenced-by-count":2,"title":["A power-aware hybrid RAM-CAM renaming mechanism for fast recovery"],"prefix":"10.1109","author":[{"given":"S.","family":"Petit","sequence":"first","affiliation":[]},{"given":"R.","family":"Ubal","sequence":"additional","affiliation":[]},{"given":"J.","family":"Sahuquillo","sequence":"additional","affiliation":[]},{"given":"P.","family":"Lopez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/268806.268810"},{"key":"ref11","article-title":"An Enhanced Access and Cycle Time Model for On-Chip Caches","author":"shivakumar","year":"1994","journal-title":"DEC WRL technical report number 93\/5"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/JSSC.2004.831433"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ISPASS.2006.1620796"},{"year":"2002","author":"moshovos","article-title":"Power-Aware Register Renaming","key":"ref14"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1049\/ip-cdt:20050009"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1007\/978-3-540-77560-7_18"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1145\/1044823.1044826"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1145\/1088149.1088156"},{"key":"ref19","article-title":"Performance Improvement with Circuit-Level Speculation","author":"liu","year":"0","journal-title":"Proc of the International Symposium on Mi-croarchitecture"},{"key":"ref4","article-title":"The Microarchitecture of the Pentium 4 Processor","author":"hinton","year":"2001","journal-title":"Intel Technology Journal"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1147\/rd.491.0167"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/5.476078"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/1393921.1393982"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/MICRO.2003.1253246"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/MICRO.1993.282742"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/40.755465"},{"key":"ref9","article-title":"Checkpointing Alternatives for High-Performance, Power-Aware Processors","author":"moshovos","year":"2003","journal-title":"Proc of the International Symposium on Low Power Electronics and Desien (JSLPED)‘"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/40.491460"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/PACT.1996.552666"}],"event":{"name":"2009 IEEE International Conference on Computer Design (ICCD 2009)","start":{"date-parts":[[2009,10,4]]},"location":"Lake Tahoe, CA","end":{"date-parts":[[2009,10,7]]}},"container-title":["2009 IEEE International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5406656\/5413104\/05413160.pdf?arnumber=5413160","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T00:14:04Z","timestamp":1489882444000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5413160\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/iccd.2009.5413160","relation":{},"subject":[],"published":{"date-parts":[[2009,10]]}}}