{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:52:38Z","timestamp":1725468758511},"reference-count":22,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2003.1240884","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T20:18:03Z","timestamp":1083874683000},"page":"126-133","source":"Crossref","is-referenced-by-count":6,"title":["Bus architecture synthesis for hardware-software co-design of deep submicron systems on chip"],"prefix":"10.1109","author":[{"given":"N.","family":"Thepayasuwan","sequence":"first","affiliation":[]},{"family":"Vaishali Damle","sequence":"additional","affiliation":[]},{"given":"A.","family":"Doboli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915087"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896508"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/54.350695"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/298865.298866"},{"key":"ref14","article-title":"System-level Point-to-Point Communication Synthesis Using Floorplanning Information","author":"hu","year":"2002","journal-title":"Proc of the International Conference on VLSI Design"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896509"},{"key":"ref16","article-title":"Latency-Driven Design of Multi-Purpose Systems-on-Chip","author":"meguerdician","year":"2001","journal-title":"Proc of the DAC"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144304"},{"journal-title":"Modern Heuristic Techniques for Combinatorial Problems","year":"1993","author":"reeves","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2002.1158059"},{"journal-title":"SRC Research needs in Logic and Physical Level Design and Analysis","year":"2002","key":"ref4"},{"journal-title":"IBM CoreConnect bus architecture white paper","year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337526"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.466.0661"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.555993"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/rd.466.0691"},{"journal-title":"IBM blue logic technology","year":"0","key":"ref2"},{"year":"0","key":"ref1","article-title":"DesignWare AMBA On-Chip Bus Solution"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307502"},{"key":"ref20","article-title":"Algorithms for VLSI Physical Design Automation","author":"sherwani","year":"1999","journal-title":"Kluwer"},{"key":"ref22","article-title":"Communication Synthesis for Distributed Systems","author":"yen","year":"1995","journal-title":"Proc of the ICCAD"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/43.828553"}],"event":{"name":"21st International Conference on Computer Design","acronym":"ICCD-03","location":"San Jose, CA, USA"},"container-title":["Proceedings 21st International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8790\/27821\/01240884.pdf?arnumber=1240884","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T00:57:30Z","timestamp":1489453050000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1240884\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iccd.2003.1240884","relation":{},"subject":[]}}