{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:30:06Z","timestamp":1729665006722,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2001.954998","type":"proceedings-article","created":{"date-parts":[[2002,11,13]],"date-time":"2002-11-13T19:02:31Z","timestamp":1037214151000},"page":"18-23","source":"Crossref","is-referenced-by-count":9,"title":["Arithmetic logic circuits using self-timed bit level dataflow and early evaluation"],"prefix":"10.1109","author":[{"given":"R.B.","family":"Reese","sequence":"first","affiliation":[]},{"given":"M.A.","family":"Thornton","sequence":"additional","affiliation":[]},{"given":"C.","family":"Traver","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/92.238414"},{"journal-title":"FLASH Animations","year":"0","key":"ref11"},{"journal-title":"Altera Apex Power Estimator","year":"0","key":"ref12"},{"journal-title":"Xilinx Virtex Power Estimator","year":"0","key":"ref13"},{"key":"ref14","first-page":"408","author":"rabaey","year":"0","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"ref16","first-page":"309","article-title":"Self-Timed Iteration","author":"greenstreet","year":"1988","journal-title":"VLSI '87"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1994.303848"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836983"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/92.486088"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"1110","DOI":"10.1109\/T-C.1969.222594","article-title":"design of asynchronous circuits assuming unbounded gate delays","volume":"c 18","author":"armstrong","year":"1969","journal-title":"IEEE Transactions on Computers"},{"key":"ref3","article-title":"Synthesis and Simulation of Phased Logic Systems","author":"reese","year":"2000","journal-title":"Technical Report MSSU-COE-ERC-00-09"},{"key":"ref6","article-title":"Efficient Self-Timing with Level-Encoded 2-Phase Dual-Rail (LEDR)","author":"dean","year":"1991","journal-title":"Advanced Research in VLSI"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/12.123391"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1996.510531"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/S0022-0000(71)80013-2"},{"article-title":"Phased Logic: A Design Methodology for Delay-Insensitive Synchronous Circuitry","year":"1994","author":"linder","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/12.537126"},{"key":"ref9","first-page":"204","article-title":"A Theory of Asynchronous Circuits","volume":"29","author":"muller","year":"1959","journal-title":"Proc Int Symp on Theory of Switching"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:19960704"}],"event":{"name":"2001 International Conference on Computer Design. ICCD 2001","acronym":"ICCD-01","location":"Austin, TX, USA"},"container-title":["Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7577\/20655\/00954998.pdf?arnumber=954998","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T14:58:08Z","timestamp":1497538688000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/954998\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/iccd.2001.954998","relation":{},"subject":[]}}