{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T16:39:37Z","timestamp":1725727177199},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,28]],"date-time":"2023-10-28T00:00:00Z","timestamp":1698451200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,28]],"date-time":"2023-10-28T00:00:00Z","timestamp":1698451200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,28]]},"DOI":"10.1109\/iccad57390.2023.10323756","type":"proceedings-article","created":{"date-parts":[[2023,11,30]],"date-time":"2023-11-30T18:58:45Z","timestamp":1701370725000},"page":"1-9","source":"Crossref","is-referenced-by-count":0,"title":["Lowering Latency of Embedded Memory by Exploiting In-Cell Victim Cache Hierarchy Based on Emerging Multi-Level Memory Devices"],"prefix":"10.1109","author":[{"given":"Juejian","family":"Wu","sequence":"first","affiliation":[{"name":"Tsinghua University,BNRist,Electronic Engineering Department,Beijing,China"}]},{"given":"Tianyu","family":"Liao","sequence":"additional","affiliation":[{"name":"Tsinghua University,BNRist,Electronic Engineering Department,Beijing,China"}]},{"given":"Taixin","family":"Li","sequence":"additional","affiliation":[{"name":"Tsinghua University,BNRist,Electronic Engineering Department,Beijing,China"}]},{"given":"Yixin","family":"Xu","sequence":"additional","affiliation":[{"name":"Pennsylvania State University"}]},{"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[{"name":"Pennsylvania State University"}]},{"given":"Yongpan","family":"Liu","sequence":"additional","affiliation":[{"name":"Tsinghua University,BNRist,Electronic Engineering Department,Beijing,China"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[{"name":"Tsinghua University,BNRist,Electronic Engineering Department,Beijing,China"}]},{"given":"Xueqing","family":"Li","sequence":"additional","affiliation":[{"name":"Tsinghua University,BNRist,Electronic Engineering Department,Beijing,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993610"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338358"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063054"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268338"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0117-x"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722206"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240840"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2669365"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691153"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2665543"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897987"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2625245"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.100"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3014361"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3169458"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134547"},{"key":"ref18","first-page":"489","article-title":"Using Dead Blocks as a Virtual Victim Cache","volume-title":"2010 19th International Conference on Parallel Architectures and Compilation Techniques (PACT)","author":"Khan","year":"2010"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2827928"},{"key":"ref20","first-page":"183","article-title":"Linebacker: Preserving Victim Cache Lines in Idle Register Files of GPUs","volume-title":"2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA)","author":"Oh","year":"2019"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"journal-title":"arxiv: 2007.03152","article-title":"The gem5 simulator: Version 20.0+","year":"2020","author":"Lowe-Power","key":"ref23"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2731959"},{"volume-title":"NASA Advanced Supercomputing Division","key":"ref25","article-title":"NAS Parallel Benchmarks"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372046"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830273"}],"event":{"name":"2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD)","start":{"date-parts":[[2023,10,28]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2023,11,2]]}},"container-title":["2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10323590\/10323543\/10323756.pdf?arnumber=10323756","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T22:07:36Z","timestamp":1709417256000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10323756\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,28]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/iccad57390.2023.10323756","relation":{},"subject":[],"published":{"date-parts":[[2023,10,28]]}}}