{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T05:00:32Z","timestamp":1725685232174},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/iccad.2017.8203892","type":"proceedings-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T22:02:04Z","timestamp":1513288924000},"page":"1011-1018","source":"Crossref","is-referenced-by-count":1,"title":["Cyclist: Accelerating hardware development"],"prefix":"10.1109","author":[{"given":"Jonathan","family":"Bachrach","sequence":"first","affiliation":[]},{"given":"Albert","family":"Magyar","sequence":"additional","affiliation":[]},{"given":"Palmer","family":"Dabbelt","sequence":"additional","affiliation":[]},{"given":"Patrick","family":"Li","sequence":"additional","affiliation":[]},{"given":"Richard","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Krste","family":"Asanovic","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1986.13558"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1988.14761"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950441"},{"key":"ref13","article-title":"The RISC-V instruction set manual, volume I: Base user-level ISA","author":"waterman","year":"2011","journal-title":"Tech Rep UCB\/EECS-2011-62"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950445"},{"key":"ref4","first-page":"1212","article-title":"Chisel: Constructing Hardware In a Scala Embedded Language","author":"bachrach","year":"2014","journal-title":"Proceedings of Annual International Symposium on Computer Architecture (ISCA)"},{"journal-title":"Vcs verilog simulation and verification system","year":"0","author":"inc","key":"ref3"},{"journal-title":"Palladium III data sheet","year":"0","author":"inc","key":"ref6"},{"journal-title":"Veloce2 emulation system overview","year":"0","author":"inc","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723116"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508160"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"journal-title":"Qualcomm chipsets","year":"0","author":"inc","key":"ref1"},{"journal-title":"Zebu emulation system overview","year":"0","author":"inc","key":"ref9"}],"event":{"name":"2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2017,11,13]]},"location":"Irvine, CA","end":{"date-parts":[[2017,11,16]]}},"container-title":["2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8167715\/8203744\/08203892.pdf?arnumber=8203892","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T22:05:18Z","timestamp":1643148318000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8203892\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iccad.2017.8203892","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}