{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T20:06:10Z","timestamp":1730232370109,"version":"3.28.0"},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/iccad.2011.6105342","type":"proceedings-article","created":{"date-parts":[[2011,12,22]],"date-time":"2011-12-22T13:06:43Z","timestamp":1324559203000},"page":"279-282","source":"Crossref","is-referenced-by-count":4,"title":["Algorithmic tuning of clock trees and derived non-tree structures"],"prefix":"10.1109","author":[{"given":"Igor L.","family":"Markov","sequence":"first","affiliation":[]},{"given":"Dong-Jin","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"467","article-title":"A dual-MST approach for clock network synthesis","author":"lu","year":"0","journal-title":"ASPDAC'11"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/4.16303"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1960397.1960425"},{"key":"18","first-page":"389","article-title":"Minimizing clock latency range in robust clock tree synthesis","author":"liu","year":"0","journal-title":"ASPDAC'11"},{"journal-title":"ICCAD'07","article-title":"Analysis of large clock meshes via harmonic-weighted model-order reduction and port sliding","year":"0","author":"ye","key":"33"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653738"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.33"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105396"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560134"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1155\/2011\/407507"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114920"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9591-6"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065628"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/1960397.1960407"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"2003","author":"rabaey","key":"23"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055150"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123038"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514964"},{"key":"27","first-page":"879","article-title":"A fast algorithm for optimal buffer insertion","volume":"24","author":"shi","year":"2005","journal-title":"IEEE TCAD"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653754"},{"key":"29","first-page":"395","article-title":"Blockage-avoiding buffered clock-tree synthesis for clock latency-range and skew minimization","author":"shih","year":"0","journal-title":"ASPDAC'11"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654155"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1992.270316"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/43.806806"},{"key":"1","first-page":"118","article-title":"A symmetric clock distribution tree and optimized high-speed interconnects for reduced clock skew in ULSI and WSI circuits","author":"bakoglu","year":"0","journal-title":"ICCD'86"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233616"},{"key":"7","first-page":"1157","article-title":"Matching-based methods for highperformance clock routing","volume":"12","author":"cong","year":"1993","journal-title":"IEEE TCAD"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653737"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653732"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065791"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378498"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560197"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808433"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/293625.293628"}],"event":{"name":"2011 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2011,11,7]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2011,11,10]]}},"container-title":["2011 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6095474\/6105287\/06105342.pdf?arnumber=6105342","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T11:21:25Z","timestamp":1490095285000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6105342\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/iccad.2011.6105342","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}