{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T14:47:12Z","timestamp":1725634032810},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccad.1994.629891","type":"proceedings-article","created":{"date-parts":[[2005,8,24]],"date-time":"2005-08-24T16:29:31Z","timestamp":1124900971000},"page":"651-654","source":"Crossref","is-referenced-by-count":8,"title":["Logic Synthesis Techniques For Reduced Area Implementation Of Multilevel Circuits With Concurrent Error Detection"],"prefix":"10.1109","author":[{"given":"N.A.","family":"Touba","sequence":"first","affiliation":[]},{"given":"E.J.","family":"McCluskey","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Break faults in circuits with parity prediction","year":"1980","author":"khodadad-mostashiry","key":"ref10"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1145\/157485.164552","article-title":"optimized state assignment of single fault tolerant fsms based on sec codes","author":"leveugle","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.137523"},{"key":"ref13","first-page":"432","article-title":"TimberWolf3.2: A New Standard Cell Placement and Global Routing Package","author":"sechen","year":"1986","journal-title":"Proc of the 30th Design Automation Conference"},{"key":"ref14","first-page":"112","article-title":"Design for Self-Verification: An Approach for Dealing with Testability Problems in VLSI-Based Designs","author":"sedmak","year":"1979","journal-title":"Proc of International Test Conference"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675139"},{"journal-title":"Logic synthesis for concurrent error detection","year":"1993","author":"touba","key":"ref16"},{"key":"ref4","first-page":"116","article-title":"Technology Mapping in MIS","author":"detjens","year":"1987","journal-title":"Proc of Int Conf on Computer-Aided Design (ICCAD)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/92.285745"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676478"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527814"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"341","DOI":"10.1145\/37888.37940","article-title":"dagon: technology binding and local optimization by dag matching","author":"keutzer","year":"1987","journal-title":"24th ACM\/IEEE Design Automation Conference"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.229762"},{"key":"ref2","first-page":"66","article-title":"Multi-Level Logic Optimization and The Rectangular Covering Problem","author":"brayton","year":"1987","journal-title":"Proc of ICCAD"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270347"},{"key":"ref9","first-page":"109","article-title":"Self-Testing Embedded Parity Trees","author":"khakbaz","year":"1982","journal-title":"Proc FTCS-11"}],"event":{"name":"IEEE\/ACM International Conference on Computer-Aided Design","location":"San Jose, CA"},"container-title":["IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx3\/4983\/13691\/00629891.pdf?arnumber=629891","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T18:52:48Z","timestamp":1497639168000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/629891\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iccad.1994.629891","relation":{},"subject":[]}}