{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T06:48:27Z","timestamp":1744181307322},"reference-count":44,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,2]]},"DOI":"10.1109\/hpca47549.2020.00055","type":"proceedings-article","created":{"date-parts":[[2020,4,17]],"date-time":"2020-04-17T06:41:53Z","timestamp":1587105713000},"source":"Crossref","is-referenced-by-count":30,"title":["Griffin: Hardware-Software Support for Efficient Page Migration in Multi-GPU Systems"],"prefix":"10.1109","author":[{"given":"Trinayan","family":"Baruah","sequence":"first","affiliation":[]},{"given":"Yifan","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Ali Tolga","family":"Dincer","sequence":"additional","affiliation":[]},{"given":"Saiful A.","family":"Mojumder","sequence":"additional","affiliation":[]},{"given":"Jose L.","family":"Abellan","sequence":"additional","affiliation":[]},{"given":"Yash","family":"Ukidave","sequence":"additional","affiliation":[]},{"given":"Ajay","family":"Joshi","sequence":"additional","affiliation":[]},{"given":"Norman","family":"Rubin","sequence":"additional","affiliation":[]},{"given":"John","family":"Kim","sequence":"additional","affiliation":[]},{"given":"David","family":"Kaeli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.65"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3309710"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"331","DOI":"10.1145\/3297858.3304024","article-title":"Nimble Page Management for Tiered Memory Systems","author":"yan","year":"2019","journal-title":"Proceedings of the fourth international conference on Architectural support for programming languages and operating systems - AS"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195485"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/582034.582067"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3093337.3037706"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00036"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482091"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835965"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541942"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00035"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416643"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056046"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322230"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.37"},{"key":"ref14","article-title":"AMD Radeon Instinct MI60 Accelerator","year":"2018"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2018.8573483"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00025"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2000.876083"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1080\/00224065.1986.11979014"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2775054.2694346"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3232521"},{"key":"ref4","article-title":"NVIDIA DGX-2","year":"2018"},{"key":"ref27","article-title":"MGSim+ MG-Mark: A Framework for Multi-GPU System Research","author":"sun","year":"2018"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2018.04.073"},{"key":"ref6","article-title":"NVIDIA Unified Memory","year":"2018"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2490301.2451157"},{"key":"ref5","article-title":"AMD Multi GPU box","year":"2018"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2996190"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.55"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124534"},{"key":"ref9","article-title":"A Framework for Memory Oversubscription Management in Graphics Processing Units","author":"li","year":"0","journal-title":"Proceedings of the fourth international conference on Architectural support for programming languages and operating systems - AS"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080231"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853208"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123975"},{"key":"ref21","article-title":"AMD Radeon Instinct MI6 Accelerator","year":"2018"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2017.38"},{"key":"ref24","article-title":"AMD APP SDK OpenCL Optimization Guide","year":"2015"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173198"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446077"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080211"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1735688.1735702"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2712140"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2016.7581262"}],"event":{"name":"2020 IEEE International Symposium on High Performance Computer Architecture (HPCA)","location":"San Diego, CA, USA","start":{"date-parts":[[2020,2,22]]},"end":{"date-parts":[[2020,2,26]]}},"container-title":["2020 IEEE International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9044284\/9065293\/09065453.pdf?arnumber=9065453","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:45:00Z","timestamp":1656344700000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9065453\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2]]},"references-count":44,"URL":"https:\/\/doi.org\/10.1109\/hpca47549.2020.00055","relation":{},"subject":[],"published":{"date-parts":[[2020,2]]}}}