{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T00:36:17Z","timestamp":1725842177353},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,2]]},"DOI":"10.1109\/hpca.2019.00046","type":"proceedings-article","created":{"date-parts":[[2019,3,29]],"date-time":"2019-03-29T06:17:46Z","timestamp":1553840266000},"page":"304-316","source":"Crossref","is-referenced-by-count":5,"title":["Killi: Runtime Fault Classification to Deploy Low Voltage Caches without MBIST"],"prefix":"10.1109","author":[{"given":"Shrikanth","family":"Ganapathy","sequence":"first","affiliation":[]},{"given":"John","family":"Kalamatianos","sequence":"additional","affiliation":[]},{"given":"Bradford M.","family":"Beckmann","sequence":"additional","affiliation":[]},{"given":"Steven","family":"Raasch","sequence":"additional","affiliation":[]},{"given":"Lukasz G.","family":"Szafaryn","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705286"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2008.4567275"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629929"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2055169"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523220"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993654"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"200","DOI":"10.1109\/ISSCC.2018.8310253","article-title":"A 5GHz 7nm L1 cache memory compiler for high-speed computing and mobile applications","author":"clinton","year":"2018","journal-title":"2018 IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593184"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522312"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766701"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835954"},{"key":"ref4","first-page":"461","article-title":"Energy-efficient cache design using variable-strength error-correcting codes","author":"alameldeen","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00058"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056055"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654109"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062292"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2013.6575314"},{"journal-title":"AMD GPU LLVM Memory Model","year":"0","key":"ref2"},{"key":"ref9","article-title":"Yield-driven near-threshold SRAM design","author":"chen","year":"2007","journal-title":"ICCAD"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983054"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749758"},{"key":"ref22","article-title":"Improving cache lifetime reliability at ultralow voltages","author":"chishti","year":"2009","journal-title":"Micro"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892185"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000091"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.28"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269335"}],"event":{"name":"2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2019,2,16]]},"location":"Washington, DC, USA","end":{"date-parts":[[2019,2,20]]}},"container-title":["2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8666628\/8675182\/08675224.pdf?arnumber=8675224","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:51:52Z","timestamp":1658094712000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8675224\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/hpca.2019.00046","relation":{},"subject":[],"published":{"date-parts":[[2019,2]]}}}