{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:04:45Z","timestamp":1729613085722,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/hpca.2012.6169046","type":"proceedings-article","created":{"date-parts":[[2012,3,26]],"date-time":"2012-03-26T17:53:22Z","timestamp":1332784402000},"page":"1-8","source":"Crossref","is-referenced-by-count":60,"title":["QuickIA: Exploring heterogeneous architectures on real prototypes"],"prefix":"10.1109","author":[{"given":"Nagabhushan","family":"Chitlur","sequence":"first","affiliation":[]},{"given":"Ganapati","family":"Srinivasa","sequence":"additional","affiliation":[]},{"given":"Scott","family":"Hahn","sequence":"additional","affiliation":[]},{"given":"P K","family":"Gupta","sequence":"additional","affiliation":[]},{"given":"Dheeraj","family":"Reddy","sequence":"additional","affiliation":[]},{"given":"David","family":"Koufaty","sequence":"additional","affiliation":[]},{"given":"Paul","family":"Brett","sequence":"additional","affiliation":[]},{"given":"Abirami","family":"Prabhakaran","sequence":"additional","affiliation":[]},{"given":"Li","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Nelson","family":"Ijih","sequence":"additional","affiliation":[]},{"given":"Suchit","family":"Subhaschandra","sequence":"additional","affiliation":[]},{"given":"Sabina","family":"Grover","sequence":"additional","affiliation":[]},{"given":"Xiaowei","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Ravi","family":"Iyer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.16"},{"journal-title":"SPEC Benchmark Suite","year":"0","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1399972.1399981"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1128022.1128029"},{"journal-title":"SM10000 High Density Low Power Server","year":"0","key":"14"},{"journal-title":"University of Colorado Technical Report","article-title":"Aide de camp: Asymmetric dualcore design for power and energy reduction","year":"2003","author":"ghiasi","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152162"},{"journal-title":"INTEL\ufffd ATOM? Processor","year":"0","key":"3"},{"journal-title":"Proceedings of Design Automation Conference 2009","article-title":"Efficient Program Scheduling for Heterogeneous Multicore Processors","year":"0","author":"chen","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629577"},{"key":"10","doi-asserted-by":"crossref","DOI":"10.1145\/1531793.1531804","article-title":"HASS: A Scheduler for Heterogeneous Multicore Systems","volume":"43","author":"shelepov","year":"2009","journal-title":"Operating Systems Review"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310764"},{"journal-title":"Proceedings of the 36th International Symposium on Microarchitecture","article-title":"Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction","year":"0","author":"kumar","key":"6"},{"journal-title":"Intel's Next-Generation Handheld Platform (\"Moorestown\")","year":"0","key":"5"},{"journal-title":"Intel\ufffd Core?2 Duo processor","year":"0","key":"4"},{"journal-title":"ACM SIGARCH Computer Architecture News","article-title":"Web search using mobile cores: Quantifying and mitigating the price of efficiency","year":"2010","author":"reddy","key":"9"},{"journal-title":"Proceedings of High Performance Computer Architecture 2010","article-title":"Operating System Support for Overlapping-ISA Heterogeneous Multi-core Architectures","year":"0","author":"li","key":"8"}],"event":{"name":"2012 IEEE 18th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2012,2,25]]},"location":"New Orleans, LA, USA","end":{"date-parts":[[2012,2,29]]}},"container-title":["IEEE International Symposium on High-Performance Comp Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6165554\/6168936\/06169046.pdf?arnumber=6169046","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T12:08:36Z","timestamp":1497960516000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6169046\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/hpca.2012.6169046","relation":{},"subject":[],"published":{"date-parts":[[2012,2]]}}}