{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T13:12:50Z","timestamp":1725801170222},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/hpca.2009.4798244","type":"proceedings-article","created":{"date-parts":[[2009,3,10]],"date-time":"2009-03-10T13:52:31Z","timestamp":1236693151000},"page":"129-140","source":"Crossref","is-referenced-by-count":10,"title":["Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics"],"prefix":"10.1109","author":[{"family":"Lide Duan","sequence":"first","affiliation":[]},{"family":"Bin Li","sequence":"additional","affiliation":[]},{"family":"Lu Peng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.21"},{"journal-title":"Applied Linear Statistical Models","year":"1996","author":"neter","key":"17"},{"key":"18","first-page":"25","article-title":"Transient fault detection via simultaneous multithreading","author":"reinhardt","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"15","article-title":"detailed design and evaluation of redundant multithreading alternatives","author":"mukherjee","year":"2002","journal-title":"ISCA"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.9"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.88"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859631"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658643"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250725"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003565"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250726"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250719"},{"year":"0","key":"25"},{"key":"26","article-title":"techniques to reduce the soft error rate of a high- performance microprocessor","author":"weaver","year":"2004","journal-title":"ISCA"},{"key":"27","article-title":"an analysis of microarchitecture vulnerability to soft errors on simultaneous multithreaded architectures","author":"zhang","year":"2007","journal-title":"Proc Int l Symp Performance Analysis of Systems and Software (ISPASS)"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0003"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.19"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.18"},{"key":"10","article-title":"characterizing microarchitecture soft error vulnerability phase behavior","author":"fu","year":"2006","journal-title":"Proc IEEE Int l Symp Modeling Analysis and Simulation of Computer and Telecommunication Systems (Mascots)"},{"journal-title":"Interval Size Multiple Simulation Points","year":"0","author":"million","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1214\/aos\/1013203451"},{"article-title":"simalpha: a validated, execution-driven alpha 21264 simulator","year":"2001","author":"deskan","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.26"},{"journal-title":"Classification and Regression Trees","year":"1984","author":"breiman","key":"4"},{"key":"9","article-title":"sim-soda: a unified framework for architectural level software reliability analysis","author":"fu","year":"2006","journal-title":"Workshop on Modeling Benchmarking and Simulation"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008894516817"}],"event":{"name":"2009 IEEE 15th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2009,2,14]]},"location":"Raleigh, NC, USA","end":{"date-parts":[[2009,2,18]]}},"container-title":["2009 IEEE 15th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4795428\/4798227\/04798244.pdf?arnumber=4798244","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T23:45:08Z","timestamp":1489621508000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4798244\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/hpca.2009.4798244","relation":{},"subject":[],"published":{"date-parts":[[2009,2]]}}}