{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:55:44Z","timestamp":1725569744733},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/hipc.2012.6507524","type":"proceedings-article","created":{"date-parts":[[2013,5,3]],"date-time":"2013-05-03T20:41:28Z","timestamp":1367613688000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Efficient cache exploration method for a tiled chip multiprocessor"],"prefix":"10.1109","author":[{"given":"Aparna Mandke","family":"Dani","sequence":"first","affiliation":[]},{"given":"Y. N.","family":"Srikant","sequence":"additional","affiliation":[]},{"given":"Bharadwaj","family":"Amrutur","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"SESC Simulator","year":"2005","author":"renau","key":"17"},{"journal-title":"Multifacets General Execution-driven Multiprocessor Simulator (Gems) Toolset","year":"2005","author":"martin","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289923"},{"key":"16","article-title":"The ALPBench benchmark suite for complex multimedia applications","author":"lap li","year":"2005","journal-title":"IEEE ISWC"},{"journal-title":"CACTI 6 0 A Tool to Model Large Caches","year":"0","author":"muralimanohar","key":"13"},{"journal-title":"DRAMsim A Memory System Simulator","year":"2005","author":"wang","key":"14"},{"key":"11","first-page":"24","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/200912.200918"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/993396.993405"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"1","article-title":"Adaptive Power Optimization of Onchip SNUCA cache on Tiled chip multicore architecture Using Remap Policy","author":"dani","year":"2011","journal-title":"WAMCA"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508259"},{"journal-title":"DineroIV Trace-Driven Uniprocessor Cache Simulator","year":"0","author":"jan edler","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581891"},{"key":"9","article-title":"Improving SMT performance: An application of genetic algorithms to configure resizable caches","author":"da?z","year":"2009","journal-title":"ACM GECCO"},{"journal-title":"Cmpsim A Pin-based On-the-fly Multi-core Cache Simulator","year":"2008","author":"jaleel","key":"8"}],"event":{"name":"2012 19th International Conference on High Performance Computing (HiPC)","start":{"date-parts":[[2012,12,18]]},"location":"Pune, India","end":{"date-parts":[[2012,12,22]]}},"container-title":["2012 19th International Conference on High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6504607\/6507469\/06507524.pdf?arnumber=6507524","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T04:42:56Z","timestamp":1490244176000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6507524\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/hipc.2012.6507524","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]}}}