{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:49:24Z","timestamp":1725612564607},"reference-count":18,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hase.1998.731620","type":"proceedings-article","created":{"date-parts":[[2002,11,27]],"date-time":"2002-11-27T18:21:56Z","timestamp":1038421316000},"page":"240-247","source":"Crossref","is-referenced-by-count":4,"title":["On-chip cache memory resilience"],"prefix":"10.1109","author":[{"given":"S.H.","family":"Hwang","sequence":"first","affiliation":[]},{"given":"G.S.","family":"Choi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Radiation Experiment on L1 Cache-Memory System in Microprocessors","year":"1997","author":"hwang","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.5009428"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6799-8_23"},{"journal-title":"FORTRESS a fault-tolerant component design environment","year":"1997","author":"lee","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580023"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052826"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.16301"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1994.315652"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/23.490902"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1979.19370"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1990.89371"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1992.243569"},{"journal-title":"The Single Event Effect Characteristics of the 486-DX4 Microprocessor","year":"1996","author":"kouba","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6799-8_19"},{"journal-title":"MIPS RISC Architecture","year":"1992","author":"kane","key":"ref2"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"1996","author":"hennessy","key":"ref1"},{"journal-title":"Intel486 Microprocessor Family","year":"1994","key":"ref9"}],"event":{"name":"Third IEEE International High-Assurance Systems Engineering Symposium","acronym":"HASE-98","location":"Washington, DC, USA"},"container-title":["Proceedings Third IEEE International High-Assurance Systems Engineering Symposium (Cat. No.98EX231)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx4\/5939\/15811\/00731620.pdf?arnumber=731620","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,9]],"date-time":"2017-03-09T15:51:27Z","timestamp":1489074687000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/731620\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/hase.1998.731620","relation":{},"subject":[]}}