{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T19:01:48Z","timestamp":1725735708303},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/fpt.2010.5681437","type":"proceedings-article","created":{"date-parts":[[2011,1,7]],"date-time":"2011-01-07T09:09:43Z","timestamp":1294391383000},"page":"320-323","source":"Crossref","is-referenced-by-count":4,"title":["General switch box modeling and optimization for FPGA routing architectures"],"prefix":"10.1109","author":[{"given":"Kejie","family":"Ma","sequence":"first","affiliation":[]},{"given":"Lingli","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Xuegong","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Sheldon X.-D.","family":"Tan","sequence":"additional","affiliation":[]},{"given":"Jiarong","family":"Tong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Vertex-5Q Family Overview (v2 0) Xilinx","year":"2010","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCAS.2004.1346410"},{"key":"ref10","article-title":"Logic Synthesis and Optimization Benchmarks","author":"yang","year":"1991","journal-title":"Version 3 0 Tech Report Microelectronics Center of North Carolina"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/12.844347"},{"journal-title":"VPR and T-VPack User's Manual (Version 5 0)","year":"2008","author":"betz","key":"ref5"},{"key":"ref8","first-page":"215","article-title":"A Detailed Router for Allocating Wire Segments in Field-Programmable Gate Arrays","author":"lemieux","year":"1993","journal-title":"Proceedings of the ACM\/SIGDA Physical Design Workshop"},{"key":"ref7","first-page":"21","article-title":"General Models and a Reduction Design Technique for FPGA Switch Box Designs","author":"fan","year":"2003","journal-title":"IEEE Trans on Computers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364609"},{"journal-title":"Architecture and Algorithms for field-programmable gate arrays with embedded memory","year":"1997","author":"wilton","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"}],"event":{"name":"2010 International Conference on Field-Programmable Technology (FPT)","start":{"date-parts":[[2010,12,8]]},"location":"Beijing, China","end":{"date-parts":[[2010,12,10]]}},"container-title":["2010 International Conference on Field-Programmable Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5677390\/5681421\/05681437.pdf?arnumber=5681437","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,20]],"date-time":"2017-03-20T22:54:49Z","timestamp":1490050489000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5681437\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/fpt.2010.5681437","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}