{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,11]],"date-time":"2024-10-11T04:21:35Z","timestamp":1728620495033},"reference-count":41,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,2]],"date-time":"2024-09-02T00:00:00Z","timestamp":1725235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,2]],"date-time":"2024-09-02T00:00:00Z","timestamp":1725235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,2]]},"DOI":"10.1109\/fpl64840.2024.00015","type":"proceedings-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:45:25Z","timestamp":1728495925000},"page":"33-42","source":"Crossref","is-referenced-by-count":0,"title":["The Road Less Traveled: Congestion-Aware NoC Placement and Packet Routing for FPGAs"],"prefix":"10.1109","author":[{"given":"Soheil Gholami","family":"Shahrouz","sequence":"first","affiliation":[{"name":"University of Toronto,Department of Electrical and Computer Engineering,Toronto,Canada"}]},{"given":"Vaughn","family":"Betz","sequence":"additional","affiliation":[{"name":"University of Toronto,Department of Electrical and Computer Engineering,Toronto,Canada"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3071607"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439300"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT59805.2023.00020"},{"key":"ref4","first-page":"967","article-title":"{FpgaNIC}: An {FPGA-based} versatile 100gb {SmartNIC} for {GPUs}","volume-title":"2022 USENIX Annual Technical Conference (USENIX ATC 22)","author":"Wang"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439298"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046194"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00018"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293908"},{"volume-title":"Speedster7t Network on Chip User Guide (UG089)","year":"2019","key":"ref9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL60245.2023.00017"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL57034.2022.00072"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439289"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/62297.62302"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/146628.140384"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439301"},{"year":"2023","key":"ref16","article-title":"AMBA AXI Protocol Specification"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577318"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM57271.2023.00014"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229242"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/871656.859641"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658640"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/12.35831"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/185675.185682"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"ref25","first-page":"259","article-title":"An abacus turn model for time\/space-efficient reconfigurable routing","volume-title":"Proceedings of the 38th annual international symposium on Computer architecture","author":"Fu"},{"key":"ref26","first-page":"55","article-title":"Worst-case latency analysis for the versal NoC network packet switch","volume-title":"Proceedings of the 15th ieee\/acm international symposium on networks-on-chip","author":"Lang"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT59805.2023.00022"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2019.00016"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-10428-7_9"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3109863"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00021"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950457"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554783"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00027"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM51124.2021.00032"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439292"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00033"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2629579"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.4135\/9781452276113.n35"},{"author":"Perron","key":"ref40","article-title":"OR-Tools"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"}],"event":{"name":"2024 34th International Conference on Field-Programmable Logic and Applications (FPL)","start":{"date-parts":[[2024,9,2]]},"location":"Torino, Italy","end":{"date-parts":[[2024,9,6]]}},"container-title":["2024 34th International Conference on Field-Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10705425\/10705440\/10705597.pdf?arnumber=10705597","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T15:22:26Z","timestamp":1728573746000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10705597\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,2]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/fpl64840.2024.00015","relation":{},"subject":[],"published":{"date-parts":[[2024,9,2]]}}}