{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T22:29:59Z","timestamp":1725748199445},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,8]]},"DOI":"10.1109\/fpl50879.2020.00036","type":"proceedings-article","created":{"date-parts":[[2020,10,13]],"date-time":"2020-10-13T20:17:31Z","timestamp":1602620251000},"page":"162-168","source":"Crossref","is-referenced-by-count":4,"title":["LFTSM: Lightweight and Fully Testable SEU Mitigation System for Xilinx Processor-Based SoCs"],"prefix":"10.1109","author":[{"given":"Farah","family":"Abid","sequence":"first","affiliation":[]},{"given":"Darshana","family":"Jayasinghe","sequence":"additional","affiliation":[]},{"given":"Sompasong","family":"Somsavaddy","sequence":"additional","affiliation":[]},{"given":"Sri","family":"Parameswaran","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","article-title":"Evaluating logic resources utilization in an fpga-based tmr cpu","author":"jasinski","year":"0","journal-title":"Proc Military and Aerospace Programmable Logic Devices International Conference (MAPLD)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2018.8565046"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3390\/instruments3040056"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2019.113438"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.nima.2015.11.033"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272543"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2095435"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2010.5637493"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2036362"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927448"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2008.4526471"},{"journal-title":"Zynq-7000 All Programmable SoC Technical Reference Manual (UG585 v1 7","year":"2014","author":"xilix","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1080\/02564602.2016.1265905"},{"journal-title":"Vivado design suite 7 series fpga and zynq-7000 all programmable soc libraries guide v2 0 (ug953)","year":"2014","author":"xilinx","key":"ref27"},{"journal-title":"Impacts of Single Event Upsets on Protective Relays","year":"2019","author":"zimmerman","key":"ref3"},{"key":"ref6","first-page":"174","article-title":"Analysis of radiation-induced cross domain errors in tmr architectures on srarn-based fpgas","author":"sterpone","year":"0","journal-title":"2017 IEEE 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554767"},{"journal-title":"Improving sram fpga radiation reliability through low-level tmr implementation","year":"2019","author":"cannon","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2018.2877579"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2019.8875431"},{"key":"ref2","article-title":"Analysing the impact of aging and voltage scaling under neutron-induced soft error rate in sram-based fpgas","author":"kastensmidt","year":"0","journal-title":"Proceedings of the 7th European Symposium on Reliability of Electron Devices Failure Physics and Analysis ESREF"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2019.00103"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293911"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2211617"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645533"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082803"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577339"},{"journal-title":"Soft Error Mitigation Controller v4 1 PG036","year":"2015","author":"xilinx","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2016.2636666"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056798"}],"event":{"name":"2020 30th International Conference on Field-Programmable Logic and Applications (FPL)","start":{"date-parts":[[2020,8,31]]},"location":"Gothenburg, Sweden","end":{"date-parts":[[2020,9,4]]}},"container-title":["2020 30th International Conference on Field-Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9210705\/9221504\/09221514.pdf?arnumber=9221514","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:48:32Z","timestamp":1656344912000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9221514\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/fpl50879.2020.00036","relation":{},"subject":[],"published":{"date-parts":[[2020,8]]}}}