{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:20:47Z","timestamp":1730222447473,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/fpl.2018.00051","type":"proceedings-article","created":{"date-parts":[[2018,12,6]],"date-time":"2018-12-06T19:41:00Z","timestamp":1544125260000},"page":"256-2563","source":"Crossref","is-referenced-by-count":2,"title":["FPGAs with Reconfigurable Threshold Logic Gates for Improved Performance, Power and Area"],"prefix":"10.1109","author":[{"given":"Ankit","family":"Wagle","sequence":"first","affiliation":[]},{"given":"Jinghua","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Aykut","family":"Dengi","sequence":"additional","affiliation":[]},{"given":"Sarma","family":"Vrudhula","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1145\/3174243.3174272","article-title":"Improving fpga performance with a s44 lut structure","volume":"fpga ?18","author":"feng","year":"2018","journal-title":"2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"},{"journal-title":"Xilinx 7 Series FPGAs Configurable Logic Block User Guide","year":"0","key":"ref11"},{"journal-title":"Cyclone v Device Overview","year":"0","key":"ref12"},{"journal-title":"Polarfire FPGA Fabric User Guide","year":"0","key":"ref13"},{"journal-title":"Archipelago - an open source fpga with toolflow support","year":"2014","author":"jun liu","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082804"},{"key":"ref6","first-page":"7","author":"farooq","year":"2012","journal-title":"FPGA Architectures An Overview"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056826"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775885"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2527783"},{"journal-title":"Discrete Neural Computation A Theoretical Foundation","year":"1995","author":"siu","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176724"}],"event":{"name":"2018 28th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2018,8,27]]},"location":"Dublin, Ireland","end":{"date-parts":[[2018,8,31]]}},"container-title":["2018 28th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8529150\/8530786\/08533505.pdf?arnumber=8533505","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,12,20]],"date-time":"2018-12-20T11:15:05Z","timestamp":1545304505000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8533505\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/fpl.2018.00051","relation":{},"subject":[],"published":{"date-parts":[[2018,8]]}}}