{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T21:37:46Z","timestamp":1725745066973},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380744","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:56:42Z","timestamp":1194991002000},"page":"679-683","source":"Crossref","is-referenced-by-count":16,"title":["Run-Time Partial Reconfiguration for Removal, Placement and Routing on the Virtex-II Pro"],"prefix":"10.1109","author":[{"given":"Stefan","family":"Raaijmakers","sequence":"first","affiliation":[]},{"given":"Stephan","family":"Wong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1049\/ip-cdt:20050176"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ISVLSI.2006.67"},{"year":"0","article-title":"Xilinx ise","key":"ref12"},{"year":"2004","article-title":"Virtex II Pro and Virtex II X FPGA User Guide","key":"ref13"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/FPGA.1997.624607"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"343","DOI":"10.1109\/DAC.2002.1012647","article-title":"Dynamic Hardware Plugins in an FPGA with Partial Run-n-timeReconfiguration","author":"horta","year":"2002","journal-title":"DAC '02 Proceedings of the 39th Conference on Design Automation"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/IPDPS.2005.380"},{"year":"2004","article-title":"Two Flows for Partial Reconfiguration: Module Based of Difference Based","key":"ref5"},{"year":"0","article-title":"Xilinx JBITS","key":"ref8"},{"key":"ref7","first-page":"701","article-title":"A Novel Partial Bitstream Merging Methodology Accelerating Xilinx Vitex-II FPGA Based RP System Setup","author":"bieser","year":"2006","journal-title":"FPL IEEE Circuits and Systems Society"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/92.486081"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/MAHC.2002.1114865"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/MDT.2005.109"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","start":{"date-parts":[[2007,8,27]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380744.pdf?arnumber=4380744","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T20:52:50Z","timestamp":1643748770000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380744\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380744","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}