{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:03:14Z","timestamp":1725566594868},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/etw.2001.946666","type":"proceedings-article","created":{"date-parts":[[2005,8,29]],"date-time":"2005-08-29T12:47:11Z","timestamp":1125319631000},"page":"73-78","source":"Crossref","is-referenced-by-count":2,"title":["The use of equivalent fault analysis to improve static D.C. fault diagnosis - a potentiometric DAC case study"],"prefix":"10.1109","author":[{"given":"M.","family":"Worsman","sequence":"first","affiliation":[]},{"given":"M.W.T.","family":"Wong","sequence":"additional","affiliation":[]},{"given":"Y.S.","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"156","article-title":"Beyond Fault Coverage: Estimating test quality for comparing test methodologies or evaluating testability","author":"spinks","year":"1997","journal-title":"Proc IEEE Int l Mixed-Signal Testing Workshop"},{"key":"ref11","first-page":"765","article-title":"Incorporation of Hard-Fault-Coverage in Model-Based Testing of Mixed-Signal ICs","author":"wegener","year":"2000","journal-title":"Proc Conf Design Automation Test Eur"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1991.242919"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1994.404532"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343762"},{"key":"ref4","first-page":"325","article-title":"Computational Approaches to Fault Dictionary","author":"lin","year":"1988","journal-title":"Analog Circuits Computer Aided Analysis"},{"key":"ref3","first-page":"2072","article-title":"Fault Modeling and Test Generation for Sample-and-Hold Circuits","author":"soma","year":"1991","journal-title":"IEEE Int'l Symp on Circuits and Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893607"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1999.745207"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"355","DOI":"10.1049\/ip-cds:19990691","article-title":"Generation of optmised fault lists for simulation of analogue circuits and test programs","author":"milne","year":"1999","journal-title":"IEE Proc Circuits Devices and Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.1998.814915"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1994.292334"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1991.208135"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1995.527406"}],"event":{"name":"IEEE European Test Workshop, 2001.","location":"Stockholm, Sweden"},"container-title":["IEEE European Test Workshop, 2001."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7527\/20484\/00946666.pdf?arnumber=946666","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T23:01:34Z","timestamp":1497654094000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/946666\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/etw.2001.946666","relation":{},"subject":[]}}