{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T04:58:32Z","timestamp":1725771512578},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/etsym.2010.5512759","type":"proceedings-article","created":{"date-parts":[[2010,7,23]],"date-time":"2010-07-23T13:52:00Z","timestamp":1279893120000},"page":"201-206","source":"Crossref","is-referenced-by-count":13,"title":["Microprocessor fault-tolerance via on-the-fly partial reconfiguration"],"prefix":"10.1109","author":[{"given":"Stefano","family":"Di Carlo","sequence":"first","affiliation":[]},{"given":"Andrea","family":"Miele","sequence":"additional","affiliation":[]},{"given":"Paolo","family":"Prinetto","sequence":"additional","affiliation":[]},{"given":"Antonio","family":"Trapanese","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"j7-1","article-title":"A highly flexible hardened rtl processor core based on leon","author":"portolan","year":"2005","journal-title":"2005 8th European Conference on Radiation and Its Effects on Components and Systems RADECS"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/FPL.2009.5272463"},{"key":"ref12","article-title":"A fpga-based reconfigurable software architecture for highly dependable systems","author":"stefano di carlo","year":"2009","journal-title":"ATS Conference Proceedings"},{"year":"2009","journal-title":"GRLIB IP Library User's Manual v1 0 21 ed","key":"ref13"},{"year":"2009","journal-title":"GRLIB IP Core User's Manual 1 0 21 ed","key":"ref14"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/DSN.2002.1028926"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/FTCS.1994.315626"},{"key":"ref17","article-title":"A structured VHDL design method","author":"gaisler","year":"0","journal-title":"Gaisler Research"},{"year":"2008","journal-title":"Early Access Partial Reconfiguration User Guide v1 2 ed","key":"ref4"},{"year":"2007","journal-title":"Virtex 4 Family Overview v3 0 ed","key":"ref3"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TVLSI.2007.902203"},{"year":"2009","journal-title":"Virtex-4 FPGA Configuration User Guide v1 11 ed","key":"ref5"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/2.386985"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/IPDPS.2009.5161198"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TVLSI.2002.801609"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/40.958697"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1023\/B:JETT.0000042513.15382.e7"}],"event":{"name":"2010 15th IEEE European Test Symposium (ETS)","start":{"date-parts":[[2010,5,24]]},"location":"Praha, Czech Republic","end":{"date-parts":[[2010,5,28]]}},"container-title":["2010 15th IEEE European Test Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5508193\/5512725\/05512759.pdf?arnumber=5512759","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T22:26:38Z","timestamp":1489875998000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5512759\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/etsym.2010.5512759","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}