{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T05:22:45Z","timestamp":1725686565048},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/esscirc.2014.6942113","type":"proceedings-article","created":{"date-parts":[[2014,11,12]],"date-time":"2014-11-12T14:16:56Z","timestamp":1415801816000},"page":"427-430","source":"Crossref","is-referenced-by-count":5,"title":["A novel ultra-low phase noise, programmable frequency multiplier-by-30 architecture. Application to 60-GHz frequency generation"],"prefix":"10.1109","author":[{"given":"Clement","family":"Jany","sequence":"first","affiliation":[]},{"given":"Alexandre","family":"Siligaris","sequence":"additional","affiliation":[]},{"given":"Jose-Luis","family":"Gonzalez Jimenez","sequence":"additional","affiliation":[]},{"given":"Carolynn","family":"Bernier","sequence":"additional","affiliation":[]},{"given":"Pierre","family":"Vincent","sequence":"additional","affiliation":[]},{"given":"Philippe","family":"Ferrari","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/JSSC.2011.2166184"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/ISSCC.2010.5433869"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/MWSYM.2014.6848301"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/ISSCC.2010.5433941"},{"key":"7","first-page":"1","article-title":"A 58-63.6GHz quadrature PLL frequency synthesizer in 65nm CMOS","author":"musa","year":"2010","journal-title":"IEEE Asian Solid State Circuits Conference"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/JSSC.2008.2005702"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ISSCC.2008.4523266"},{"key":"4","first-page":"262","article-title":"A 9% power efficiency 121-to-137GHz phasecontrolled push-push frequency quadrupler in 0.13m SiGe BiCMOS","author":"wang","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/JSSC.2004.831598"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/ISSCC.2013.6487766"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/TMTT.2009.2034068"},{"key":"12","first-page":"392","article-title":"A 2.2GHz 7.6mW sub-sampling PLL with 126dBc\/Hz in-band phase noise and 0.15psrms jitter in 0.18m CMOS","author":"xiang","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"}],"event":{"name":"ESSCIRC 2014 - 40th European Solid State Circuits Conference","start":{"date-parts":[[2014,9,22]]},"location":"Venice Lido, Italy","end":{"date-parts":[[2014,9,26]]}},"container-title":["ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6932855\/6941994\/06942113.pdf?arnumber=6942113","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T22:59:29Z","timestamp":1490309969000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6942113\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2014.6942113","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}