{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T03:09:03Z","timestamp":1725764943106},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/esscirc.2012.6341252","type":"proceedings-article","created":{"date-parts":[[2012,11,15]],"date-time":"2012-11-15T17:07:41Z","timestamp":1352999261000},"page":"42-45","source":"Crossref","is-referenced-by-count":2,"title":["Variability aware cell library optimization for reliable sub-threshold operation"],"prefix":"10.1109","author":[{"given":"Tobias","family":"Gemmeke","sequence":"first","affiliation":[]},{"given":"Maryam","family":"Ashouei","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1996.554085"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829395"},{"key":"11","article-title":"Circuits, interconnections, and packaging for VLSI","author":"bakoglu","year":"1990","journal-title":"Reading"},{"key":"12","doi-asserted-by":"crossref","first-page":"327","DOI":"10.1109\/ESSCIRC.1988.5468276","article-title":"Matching properties of MOS transistors","author":"pelgrom","year":"1988","journal-title":"European Solid-State Circuits Conference (ESSCIRC)"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.899239"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147022"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0469"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"7","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1145\/1013235.1013265","article-title":"Characterizing and Modeling Minimum Energy Operation for Subthreshold Circuits","author":"calhoun","year":"2004","journal-title":"Proceedings of the 2004 International Symposium on Low Power Electronics and Design LPE"},{"key":"6","first-page":"340","article-title":"A 62mV 0.13?m CMOS standard-cell-based design technique using schmitt-trigger logic","author":"lotze","year":"2011","journal-title":"ISSCC"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2011.6123617"},{"key":"4","first-page":"441","article-title":"A 40 nm inverse-narrow-width-effect-aware subthreshold standard cell library","author":"zhou","year":"2011","journal-title":"DAC"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.21"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2006.4271799"}],"event":{"name":"ESSCIRC 2012 - 38th European Solid State Circuits Conference","start":{"date-parts":[[2012,9,17]]},"location":"Bordeaux, France","end":{"date-parts":[[2012,9,21]]}},"container-title":["2012 Proceedings of the ESSCIRC (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6331297\/6341242\/06341252.pdf?arnumber=6341252","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,31]],"date-time":"2022-01-31T10:58:41Z","timestamp":1643626721000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6341252\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2012.6341252","relation":{},"subject":[],"published":{"date-parts":[[2012,9]]}}}