{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T14:56:23Z","timestamp":1725548183038},"reference-count":8,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/eh.1999.785453","type":"proceedings-article","created":{"date-parts":[[2003,1,20]],"date-time":"2003-01-20T17:29:30Z","timestamp":1043083770000},"page":"193-197","source":"Crossref","is-referenced-by-count":0,"title":["FeRAM circuit technology for system on a chip"],"prefix":"10.1109","author":[{"given":"K.","family":"Asari","sequence":"first","affiliation":[]},{"given":"Y.","family":"Mitsuyama","sequence":"additional","affiliation":[]},{"given":"T.","family":"Onoye","sequence":"additional","affiliation":[]},{"given":"I.","family":"Shirakawa","sequence":"additional","affiliation":[]},{"given":"H.","family":"Hirano","sequence":"additional","affiliation":[]},{"given":"T.","family":"Honda","sequence":"additional","affiliation":[]},{"given":"T.","family":"Otsuki","sequence":"additional","affiliation":[]},{"given":"T.","family":"Baba","sequence":"additional","affiliation":[]},{"given":"T.","family":"Meng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"A first generation DPGA implementation","author":"tau","year":"1995","journal-title":"Proc Canadian Workshop Field-Programmable Devices"},{"key":"ref3","article-title":"An autonomous reconfigurable cell array for fault-tolerant LSIs","author":"shibayama","year":"1997","journal-title":"ISSCC Digest of Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.35.1516"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1999.759153"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.688099"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1998.689226"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"ref1","article-title":"Garp: A MIPS processor with a reconfigurable coprocessor","author":"hauser","year":"1997","journal-title":"Proc IEEE Symp FCCM"}],"event":{"name":"First NASA\/DoD Workshop on Evolvable Hardware","acronym":"EH-99","location":"Pasadena, CA, USA"},"container-title":["Proceedings of the First NASA\/DoD Workshop on Evolvable Hardware"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6360\/16999\/00785453.pdf?arnumber=785453","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T19:11:41Z","timestamp":1489173101000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/785453\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/eh.1999.785453","relation":{},"subject":[]}}