{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:43:44Z","timestamp":1725612224339},"reference-count":14,"publisher":"IEEE Comput. Soc. Press","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/edtc.1996.494344","type":"proceedings-article","created":{"date-parts":[[2002,12,23]],"date-time":"2002-12-23T17:28:04Z","timestamp":1040664484000},"page":"481-485","source":"Crossref","is-referenced-by-count":8,"title":["Partial scan high-level synthesis"],"prefix":"10.1109","author":[{"given":"V.","family":"Fernandez","sequence":"first","affiliation":[]},{"given":"P.","family":"Sanchez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/12.54847"},{"key":"ref11","first-page":"164","article-title":"Partial Scan Insertion Tool for Highly Sequential Digital Circuits","author":"allende","year":"1995","journal-title":"Proc 2nd IEEE Int Online Testing Workshop"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/62882.62953"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1988.14812"},{"key":"ref14","first-page":"1","article-title":"Test synthesis using high-level design information","author":"roy","year":"1994","journal-title":"Proc ITC'94"},{"key":"ref4","first-page":"463","article-title":"Accessibility Analysis on Data Flow Graph: An Approach to Design for Testability","author":"chen","year":"1991","journal-title":"Proc IEEE ICCD"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3632-1"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1994.315634"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1991.139947"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1994.326865"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"292","DOI":"10.1145\/157485.164897","article-title":"behavioral synthesis of highly testable data paths under the non-scan and partial scan environments","author":"lee","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref2","article-title":"High-Level Synthesis of Testable Designs: An Overview of University Systems","author":"avra","year":"0","journal-title":"Test Synthesis Seminar"},{"journal-title":"IEEE Design & Test of Computers","article-title":"Test Synthesis","year":"1995","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1989.105539"}],"event":{"name":"European Design and Test Conference","acronym":"EDTC-96","location":"Paris, France"},"container-title":["Proceedings ED&TC European Design and Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx3\/3563\/10668\/00494344.pdf?arnumber=494344","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T12:33:51Z","timestamp":1497530031000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/494344\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/edtc.1996.494344","relation":{},"subject":[]}}