{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T08:46:39Z","timestamp":1725439599761},"reference-count":11,"publisher":"IEEE Comput. Soc. Press","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/edtc.1996.494316","type":"proceedings-article","created":{"date-parts":[[2002,12,23]],"date-time":"2002-12-23T17:28:04Z","timestamp":1040664484000},"page":"294-301","source":"Crossref","is-referenced-by-count":0,"title":["Bounding switching activity in CMOS circuits using constraint resolution"],"prefix":"10.1109","author":[{"given":"J.","family":"Zejda","sequence":"first","affiliation":[]},{"given":"E.","family":"Cerny","sequence":"additional","affiliation":[]},{"given":"S.","family":"Shenoy","sequence":"additional","affiliation":[]},{"given":"N.C.","family":"Rumin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227873"},{"journal-title":"Rapid current analysis for CMOS digital circuits","year":"1994","author":"chan","key":"ref3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.45875"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1994.408832"},{"key":"ref11","first-page":"111","article-title":"Gate-level power estimation using transition analysis","author":"zejda","year":"0","journal-title":"Workshop on Design Methodologies for Microelectronics"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"384","DOI":"10.1145\/157485.164941","article-title":"resolving signal correlations for estimating maximum currents in cmos combinational circuits","author":"kriplani","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2688-9"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.402499"},{"key":"ref2","first-page":"374","article-title":"Gate-level timing verification using waveform narrowing","author":"cerny","year":"0","journal-title":"eurodac"},{"journal-title":"13th IJCAI Conf","article-title":"Consistency techniques for numeric CSPs","year":"1993","author":"lhomme","key":"ref9"},{"key":"ref1","first-page":"663","article-title":"A neural netlist of 10 combinational benchmark circuits and a target translator in Fortran","author":"brglez","year":"1985","journal-title":"ISCS"}],"event":{"name":"European Design and Test Conference","acronym":"EDTC-96","location":"Paris, France"},"container-title":["Proceedings ED&TC European Design and Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx3\/3563\/10668\/00494316.pdf?arnumber=494316","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T12:33:51Z","timestamp":1497530031000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/494316\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/edtc.1996.494316","relation":{},"subject":[]}}