{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,13]],"date-time":"2024-09-13T22:59:04Z","timestamp":1726268344091},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ecrts.2005.26","type":"proceedings-article","created":{"date-parts":[[2006,10,11]],"date-time":"2006-10-11T12:54:11Z","timestamp":1160571251000},"page":"41-48","source":"Crossref","is-referenced-by-count":70,"title":["Scheduling Analysis of Real-Time Systems with Precise Modeling of Cache Related Preemption Delay"],"prefix":"10.1109","author":[{"given":"J.","family":"Staschulat","sequence":"first","affiliation":[]},{"given":"S.","family":"Schliecker","sequence":"additional","affiliation":[]},{"given":"R.","family":"Ernst","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","article-title":"Low-complexity algorihtms for static cache locking in multitasking hard real-time systems","author":"puaut","year":"2002","journal-title":"RTSS"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1017753.1017798"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5107-2"},{"key":"14","article-title":"Scheduling analysis with respect to hardware related preemption delay","author":"petters","year":"2001","journal-title":"IEEE Real-Time Embedded System Workshop"},{"key":"11","article-title":"Os-controlled cache predictability for real-time systems","author":"liedtke","year":"1997","journal-title":"RTAS"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/944696.944698"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(99)00011-9"},{"key":"2","first-page":"225","author":"burns","year":"1994","journal-title":"Preemptive Priority Based Scheduling"},{"journal-title":"ARM Developer Suite (ADS) Version 1 2","year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/32.950317"},{"journal-title":"Tricore 1 Manual","year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/32.392980"},{"key":"5","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1109\/ICVD.2001.902646","article-title":"Satisfying timing constraints of preemptive real-time tasks through task layout technique","author":"datta","year":"2001","journal-title":"IEEE VLSI Design"},{"key":"4","article-title":"Static use of locking caches in multitask preemptive real-time systems","author":"campoy","year":"2001","journal-title":"IEEE Real-Time Embedded System Workshop"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1989.63574"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/29.5.390"}],"event":{"name":"17th Euromicro Conference on Real-Time Systems (ECRTS'05)","location":"Palma de Mallorca, Balearic Islands, Spain"},"container-title":["17th Euromicro Conference on Real-Time Systems (ECRTS'05)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10081\/32314\/01508445.pdf?arnumber=1508445","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T06:09:06Z","timestamp":1497679746000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1508445\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/ecrts.2005.26","relation":{},"subject":[]}}