{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:37:54Z","timestamp":1730216274361,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/ecctd.2017.8093344","type":"proceedings-article","created":{"date-parts":[[2017,11,22]],"date-time":"2017-11-22T12:46:56Z","timestamp":1511354816000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Open-loop all-digital delay line with on-chip calibration via self-equalizing delays"],"prefix":"10.1109","author":[{"given":"Yury","family":"Antonov","sequence":"first","affiliation":[]},{"given":"Kari","family":"Stadius","sequence":"additional","affiliation":[]},{"given":"Marko","family":"Kosunen","sequence":"additional","affiliation":[]},{"given":"Jussi","family":"Ryynanen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050740"},{"key":"ref3","first-page":"1","article-title":"A digitally assisted 20MHz-600MHz 16-phase DLL enhanced with dynamic gain control loop","volume":"15","author":"hejazi","year":"2015","journal-title":"Proc European Conf Circuit Theory Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020229"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2015.7300049"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2003.816814"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874036"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2321188"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2016.7508268"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1011008"}],"event":{"name":"2017 European Conference on Circuit Theory and Design (ECCTD)","start":{"date-parts":[[2017,9,4]]},"location":"Catania","end":{"date-parts":[[2017,9,6]]}},"container-title":["2017 European Conference on Circuit Theory and Design (ECCTD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8080320\/8093219\/08093344.pdf?arnumber=8093344","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T14:24:22Z","timestamp":1513175062000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8093344\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/ecctd.2017.8093344","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}