{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:21:16Z","timestamp":1730215276741,"version":"3.28.0"},"reference-count":51,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/dtis.2014.6850647","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T18:24:23Z","timestamp":1406658263000},"page":"1-7","source":"Crossref","is-referenced-by-count":44,"title":["Memristor based memories: Technology, design and test"],"prefix":"10.1109","author":[{"given":"Said","family":"Hamdioui","sequence":"first","affiliation":[]},{"given":"Hassan","family":"Aziza","sequence":"additional","affiliation":[]},{"given":"Georgios Ch.","family":"Sirakoulis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"35","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2012.10.001"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.1017"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1063\/1.3693392"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1021\/nl203206h"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2011.6026406"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2013.6673304"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2188302"},{"key":"43","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2013.219"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2253329"},{"key":"41","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176603"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.66"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200900375"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2178229"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1039\/c1nr10557d"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2296793"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/IIRW.2012.6468902"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.07.012"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784590"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1007\/s12668-014-0132-y"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0529"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0449"},{"journal-title":"Emerging Research Devices (ERD)","year":"2011","key":"1"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2006.885016"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785548"},{"key":"5","first-page":"1","article-title":"From the future is technology perspective: Challenges and opportunities","author":"kim","year":"2010","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405763"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2007.4430310"},{"key":"9","first-page":"2013","article-title":"An 8Mb multi-layered cross-point ReRAM macro with 443 MB\/s write throughput","volume":"48","author":"kawahara","year":"0","journal-title":"IEEE J Solid-State Circuits"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/1\/028"},{"key":"19","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(64)90131-5"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200900375"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/22\/25\/254003"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1080\/01411594.2011.561478"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1002\/9781118958254.ch09"},{"key":"14","article-title":"Assessment of the potential d maturity of selected emerging research memory technologies","author":"hutchby","year":"2010","journal-title":"ITRS-ERD\/ERM Technology Work Groups Report on Emerging Research Memory Technologies"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333712"},{"key":"12","first-page":"200","article-title":"A 4Mb embedded SLC resistive-RAM macro with 7.2ns read-write random-access time and 160ns MLC-access capability","author":"sheu","year":"2011","journal-title":"IEEE Int Solid-State Circuit Conf (ISSCC) Dig Tech Papers"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2202320"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2202319"},{"key":"49","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2004.1347645"},{"key":"48","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050104"},{"key":"45","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818762"},{"key":"44","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657045"},{"key":"47","doi-asserted-by":"publisher","DOI":"10.1023\/B:JETT.0000029458.57095.bb"},{"key":"46","article-title":"Testing open defects in memristor-based memories","author":"hamdioui","year":"2014","journal-title":"IEEE Transaction on Computers"},{"key":"10","first-page":"200","article-title":"A 4Mb embedded SLC resistive-RAM Macro with 7.2ns read-write random-access time and 160ns MLC-access capability","author":"sheu","year":"2011","journal-title":"IEEE Int Solid-State Circuit Conf (ISSCC) Dig Tech Papers"},{"key":"51","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847904"},{"journal-title":"Testing Semiconductor Memories Theory and Practice","year":"1998","author":"de van goor","key":"50"}],"event":{"name":"2014 9th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","start":{"date-parts":[[2014,5,6]]},"location":"Santorini, Greece","end":{"date-parts":[[2014,5,8]]}},"container-title":["2014 9th IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6844517\/6850634\/06850647.pdf?arnumber=6850647","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T17:36:54Z","timestamp":1490290614000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6850647\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":51,"URL":"https:\/\/doi.org\/10.1109\/dtis.2014.6850647","relation":{},"subject":[],"published":{"date-parts":[[2014,5]]}}}