{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,28]],"date-time":"2025-02-28T05:33:34Z","timestamp":1740720814526,"version":"3.38.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/dsd.2010.42","type":"proceedings-article","created":{"date-parts":[[2010,11,10]],"date-time":"2010-11-10T20:57:59Z","timestamp":1289422679000},"page":"165-172","source":"Crossref","is-referenced-by-count":5,"title":["A Latency-Efficient Router Architecture for CMP Systems"],"prefix":"10.1109","author":[{"given":"Antoni","family":"Roca","sequence":"first","affiliation":[]},{"given":"Jose","family":"Flich","sequence":"additional","affiliation":[]},{"given":"Fedrico","family":"SIlla","sequence":"additional","affiliation":[]},{"given":"Jose","family":"Duato","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref11","article-title":"Design and Performance Analysis of A Reconfigurable Arbiter","volume":"5","author":"huang","year":"2008","journal-title":"WSEAS Transactions on Electronics"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065726"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084858"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798274"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283815"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/90.769767"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1145\/605397.605421","article-title":"A Comparative Study of Arbitration Algorithms for the Alpha 21364 Pipelined Router","author":"mukherjee","year":"2002","journal-title":"ASPLOS X"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310774"},{"key":"ref19","first-page":"255","article-title":"Low-Latency Virtual-Channel Routers for On-Chip Networks","author":"peh","year":"0","journal-title":"International Symposium on High-Performance Computer Architecture"},{"key":"ref4","article-title":"Router Architecture for High-Performance NoCs","volume":"36","year":"2007","journal-title":"SBCCI"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"23","DOI":"10.29292\/jics.v3i1.278","article-title":"A New Router Architecture for High-Performance Intrachip Networks","volume":"3","year":"2008","journal-title":"Journal Integrated Circuits and Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/35.888261"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.1999.829968"},{"article-title":"Principles and practices of Interconnection Networks","year":"2003","author":"dally","key":"ref8"},{"key":"ref7","article-title":"A Cost and Speed Model for k-ary n-cube Wormhole Routers","author":"chien","year":"1993","journal-title":"Hot Interconnects"},{"key":"ref2","first-page":"51","article-title":"A performance evaluation of 2D-mesh, ring, and crossbar interconnects for chip multi-processors","author":"camacho","year":"0","journal-title":"International Symposium on Microarchitecture Proceedings of the 2nd International Workshop on Network on Chip Architectures"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.25"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/161541.161736"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581253"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.95"},{"article-title":"Routing and Flow Control in Networks of Workstations","year":"1999","author":"silla","key":"ref21"},{"journal-title":"45nm FreePDK","article-title":"The Nangate Open Cell Library","year":"0","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.253283"},{"year":"0","key":"ref26","article-title":"TILE-Gx Processors Family"},{"article-title":"Single-chip Cloud Computer: An experimental many-core processor from Intel Labs","year":"0","author":"rattner","key":"ref25"}],"event":{"name":"2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools (DSD)","start":{"date-parts":[[2010,9,1]]},"location":"Lille, France","end":{"date-parts":[[2010,9,3]]}},"container-title":["2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5613535\/5615428\/05615623.pdf?arnumber=5615623","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,27]],"date-time":"2025-02-27T18:53:08Z","timestamp":1740682388000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5615623\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/dsd.2010.42","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}