{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:14:05Z","timestamp":1729635245970,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2003.1250093","type":"proceedings-article","created":{"date-parts":[[2004,3,2]],"date-time":"2004-03-02T02:26:50Z","timestamp":1078194410000},"page":"34-41","source":"Crossref","is-referenced-by-count":3,"title":["Yield modeling and analysis of a clockless asynchronous wave pipeline with pulse faults"],"prefix":"10.1109","author":[{"given":"T.","family":"Feng","sequence":"first","affiliation":[]},{"given":"N.","family":"Park","sequence":"additional","affiliation":[]},{"given":"Y.B.","family":"Kim","sequence":"additional","affiliation":[]},{"given":"V.","family":"Piuri","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"1992","author":"lein","journal-title":"Proc Int Symp Circuits Syst","article-title":"Wave domino logic: theory and applications","key":"ref10"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"370","DOI":"10.1145\/196244.196425","article-title":"on testing wave pipelined circuits","author":"shyur","year":"1994","journal-title":"31st Design Automation Conference"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/43.238606"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ICCAD.1993.580048"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/127601.127709"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/DFTVS.1999.802863"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/ICCAD.1989.76951"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/TC.1981.1675742"},{"key":"ref4","first-page":"9.2.1","article-title":"Theoretical and Practical Issues in CMOS Wave Pipelining","author":"gray","year":"1991","journal-title":"VLSI Design"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/12.55696"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/4.726558"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/43.298035"},{"key":"ref8","first-page":"283","article-title":"Asynchronous wave pipelines for high throughput data paths","volume":"1","author":"hauck","year":"1998","journal-title":"IEEE International Conference on Electronics Circuits and Systems Vol 1"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ASYNC.1999.761536"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/1476793.1476883"},{"key":"ref1","article-title":"Wave-Pipelining: A Tutorial and Research Sur-vey","volume":"6","author":"burleson","year":"1998","journal-title":"IEEE Trans Very Large Scale Integration (VLSI)"},{"year":"2001","author":"hermanns","journal-title":"SAME Conference 2001 14 15","article-title":"Embedding of Asynchronous Wave Pipelines into Synchronous Data Processing","key":"ref9"}],"event":{"acronym":"DFTVS-03","name":"18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","location":"Boston, MA, USA"},"container-title":["Proceedings. 16th IEEE Symposium on Computer Arithmetic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8839\/27973\/01250093.pdf?arnumber=1250093","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T04:05:49Z","timestamp":1497585949000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1250093\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2003.1250093","relation":{},"subject":[]}}