{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:54:28Z","timestamp":1725494068042},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.1999.802890","type":"proceedings-article","created":{"date-parts":[[2003,1,20]],"date-time":"2003-01-20T20:17:51Z","timestamp":1043093871000},"page":"238-246","source":"Crossref","is-referenced-by-count":5,"title":["A CMOS-based logic cell for the implementation of self-checking FPGAs"],"prefix":"10.1109","author":[{"given":"P.K.","family":"Lala","sequence":"first","affiliation":[]},{"given":"A.","family":"Singh","sequence":"additional","affiliation":[]},{"given":"A.","family":"Walker","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223705"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676219"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"1996","author":"rabaey","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1984.1156629"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1977.1674766"},{"key":"ref3","first-page":"187","article-title":"Method for the diagnosis of a single intermittent fault in combinational logic circuits","author":"lala","year":"1979","journal-title":"Proc IEE"},{"key":"ref6","first-page":"317","article-title":"A circuit for detecting and analyzing temporary failures","author":"mccluskey","year":"1981","journal-title":"Proceedings IEEE COMCON"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675642"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/PBCS009E"},{"key":"ref7","first-page":"216","article-title":"Robust detection of intermittent faults","author":"stifler","year":"1980","journal-title":"proceedings of IEEE international symposium on Fault tolerance computing"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639653"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6125-5"},{"journal-title":"Fault Tolerant and Fault Testable Hardware Design","year":"1985","author":"lala","key":"ref9"}],"event":{"name":"1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","acronym":"DFTVS-99","location":"Albuquerque, NM, USA"},"container-title":["Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6514\/17398\/00802890.pdf?arnumber=802890","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,11]],"date-time":"2017-03-11T02:14:31Z","timestamp":1489198471000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/802890\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/dftvs.1999.802890","relation":{},"subject":[]}}