{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T17:28:41Z","timestamp":1725557321051},"reference-count":12,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.1997.628334","type":"proceedings-article","created":{"date-parts":[[2002,11,23]],"date-time":"2002-11-23T00:49:27Z","timestamp":1038012567000},"page":"272-280","source":"Crossref","is-referenced-by-count":5,"title":["An approach for detecting bridging faults in CMOS domino logic circuits using dynamic power supply current monitoring"],"prefix":"10.1109","author":[{"given":"A.","family":"Walker","sequence":"first","affiliation":[]},{"given":"A.P.","family":"Henry","sequence":"additional","affiliation":[]},{"given":"P.K.","family":"Lala","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114052"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.240087"},{"key":"ref10","first-page":"303","article-title":"Contiaints for Using IDDQ Testing to Detect CMOS Bridging Faults","author":"lee","year":"1991","journal-title":"IEEE VLSI Test Symposium"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.217984"},{"key":"ref11","first-page":"2","author":"chandrakasan","year":"1995","journal-title":"The Basics of Low-Power Circuit Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1988.122525"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.309905"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.111899"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1995.512635"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313298"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114050"},{"key":"ref1","first-page":"368","article-title":"Analysis of IDDQ Detectable Bridges in Combinational CMOS Circuits","author":"iserb","year":"1994","journal-title":"Proceedings of the Twelfth IEEE VLSI Test Symposium"}],"event":{"name":"1997 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","acronym":"DFTVS-97","location":"Paris, France"},"container-title":["1997 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx3\/4962\/13649\/00628334.pdf?arnumber=628334","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T04:11:57Z","timestamp":1489119117000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/628334\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/dftvs.1997.628334","relation":{},"subject":[]}}