{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T18:27:31Z","timestamp":1725388051799},"reference-count":9,"publisher":"IEEE Comput. Soc. Press","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.1996.572032","type":"proceedings-article","created":{"date-parts":[[2002,12,23]],"date-time":"2002-12-23T22:15:25Z","timestamp":1040681725000},"page":"258-266","source":"Crossref","is-referenced-by-count":2,"title":["Fault detection and fault tolerance issues at CMOS level through AUED encoding"],"prefix":"10.1109","author":[{"given":"C.","family":"Bolchini","sequence":"first","affiliation":[]},{"given":"G.","family":"Buonanno","sequence":"additional","affiliation":[]},{"given":"D.","family":"Sciuto","sequence":"additional","affiliation":[]},{"given":"R.","family":"Stefanelli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICWSI.1995.515461"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1994.630009"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223620"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/12.278478"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1996.572032"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675139"},{"key":"ref2","first-page":"475","article-title":"Extraction and Simulation of Realistic CMOS Faults Using Inductive Fault Analysis","author":"shen","year":"1988","journal-title":"Proceedings International Test Conference"},{"journal-title":"Synthesis and optimization of digital systems","year":"1993","author":"de micheli","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1994.630009"}],"event":{"name":"Proceedings. 1996 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","acronym":"DFTVS-96","location":"Boston, MA, USA"},"container-title":["Proceedings. 1996 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx3\/4201\/12360\/00572032.pdf?arnumber=572032","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,9]],"date-time":"2017-03-09T19:06:14Z","timestamp":1489086374000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/572032\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/dftvs.1996.572032","relation":{},"subject":[]}}