{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:38:29Z","timestamp":1729629509329,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE Comput. Soc. Press","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.1996.572027","type":"proceedings-article","created":{"date-parts":[[2002,12,24]],"date-time":"2002-12-24T03:15:25Z","timestamp":1040699725000},"page":"213-220","source":"Crossref","is-referenced-by-count":3,"title":["Tree checkers for applications with low power-delay requirements"],"prefix":"10.1109","author":[{"given":"C.","family":"Metra","sequence":"first","affiliation":[]},{"given":"M.","family":"Favalli","sequence":"additional","affiliation":[]},{"given":"B.","family":"Ricco","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"150","article-title":"Minimal Power-Delay Product CMOS Buffer","author":"metra","year":"1994","journal-title":"Proc Workshop Power and Timing Modeling Optimization and Simulation"},{"key":"ref11","first-page":"175","article-title":"Glitch Power Dissipation Model","author":"metra","year":"1995","journal-title":"Proc Workshop Power and Timing Modeling Optimization and Simulation"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294793"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/BF00136315"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.277640"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223705"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/5.371967"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1525-4","author":"jha","year":"1990","journal-title":"Testing and Reliable Design of CMOS Circuits"},{"key":"ref8","first-page":"292","article-title":"Resistive Shorts Within CMOS Gates","author":"hao","year":"1991","journal-title":"Proc of IEEE Int Test Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/BF00993127"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/12.2217"},{"key":"ref1","first-page":"878","article-title":"Design of dynamically checked computers","author":"carter","year":"1968","journal-title":"Proc IFIP '68"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"165","DOI":"10.1109\/4.192049","article-title":"A Novel Area-Time Efficient Static CMOS Totally Self-Checking Comparator","volume":"28","author":"lo","year":"1993","journal-title":"IEEE J of Solid State Circuit"}],"event":{"name":"Proceedings. 1996 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","acronym":"DFTVS-96","location":"Boston, MA, USA"},"container-title":["Proceedings. 1996 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx3\/4201\/12360\/00572027.pdf?arnumber=572027","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T16:37:03Z","timestamp":1497544623000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/572027\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/dftvs.1996.572027","relation":{},"subject":[]}}