{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:11:13Z","timestamp":1730214673691,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE Comput. Soc. Press","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.1996.572021","type":"proceedings-article","created":{"date-parts":[[2002,12,23]],"date-time":"2002-12-23T22:15:25Z","timestamp":1040681725000},"page":"159-167","source":"Crossref","is-referenced-by-count":0,"title":["Comprehensive modeling of VLSI test"],"prefix":"10.1109","author":[{"given":"T.","family":"Ziaja","sequence":"first","affiliation":[]},{"given":"E.","family":"Swartzlander","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1984.1270065"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051686"},{"key":"ref12","article-title":"The Relationship of Test Sensitivity to Board Test","author":"ziaja","year":"1994","journal-title":"Proceedings of the Third International Workshop on the Economics of Design Test and Manufacturing"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527855"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527843"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114125"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1995.476960"},{"journal-title":"Characterization and Analysis of Type I Error in Circuit Test","year":"1996","author":"ziaja","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.2307\/3001850"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1093\/biomet\/42.1-2.58"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050655"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050474"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(79)90114-X"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1977.1050952"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1978.tb02107.x"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/rd.276.0545"},{"key":"ref2","first-page":"60","article-title":"Yield, Economic, and Logistic Models for Complex Digital Arrays","author":"seeds","year":"1967","journal-title":"1967 IEEE International Convention Record Part 6"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1964.3442"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675742"},{"journal-title":"Discrete Distributions","year":"1969","author":"johnson","key":"ref20"},{"key":"ref22","volume":"1","author":"feller","year":"1968","journal-title":"An Introduction to Probability Theory and Its Applications"},{"journal-title":"Statistical Analysis of Spatial Dispersion","year":"1974","author":"rogers","key":"ref21"}],"event":{"name":"Proceedings. 1996 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","acronym":"DFTVS-96","location":"Boston, MA, USA"},"container-title":["Proceedings. 1996 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx3\/4201\/12360\/00572021.pdf?arnumber=572021","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,9]],"date-time":"2017-03-09T18:51:14Z","timestamp":1489085474000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/572021\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/dftvs.1996.572021","relation":{},"subject":[]}}