{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T05:56:53Z","timestamp":1742795813388},"reference-count":12,"publisher":"IEEE Comput. Soc. Press","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.1996.572015","type":"proceedings-article","created":{"date-parts":[[2002,12,23]],"date-time":"2002-12-23T22:15:25Z","timestamp":1040681725000},"page":"140-148","source":"Crossref","is-referenced-by-count":2,"title":["The prediction of circuit performance variations for deep submicron CMOS processes"],"prefix":"10.1109","author":[{"given":"T.","family":"Gneiting","sequence":"first","affiliation":[]},{"given":"I.","family":"Jalowiecki","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"CMOS Scaling for High Performance and Low Power - The Next Ten Years","author":"dennard","year":"1995","journal-title":"Proceedings of the IEEE"},{"journal-title":"Submicron Integrated Circuits","year":"1989","author":"watts","key":"ref3"},{"journal-title":"The National Technology Roadmap for Semiconductors","year":"1994","key":"ref10"},{"journal-title":"JESSI MOS08 model","year":"1996","author":"lemaitre","key":"ref6"},{"key":"ref11","article-title":"The influence of process parameter variations on the signal distribution behaviour of WSI devices","author":"gneiting","year":"1995","journal-title":"IEEE Trans CPMT"},{"journal-title":"MOSFET Scaling in Next Decade and Beyond","year":"1994","author":"hu","key":"ref5"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MCMC.1993.302134"},{"key":"ref8","article-title":"Comparison of JESSI MOS08, BSIM3 and Phillips MOS Level 9 Model","author":"richter","year":"1995","journal-title":"Arbeitskreis MOS Modelle"},{"journal-title":"BSIM3v3 Manual","year":"1995","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(72)90103-7"},{"journal-title":"Manual BSIM3v3 Modeling Tool","year":"1995","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"}],"event":{"name":"Proceedings. 1996 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","acronym":"DFTVS-96","location":"Boston, MA, USA"},"container-title":["Proceedings. 1996 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx3\/4201\/12360\/00572015.pdf?arnumber=572015","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,9]],"date-time":"2017-03-09T18:49:15Z","timestamp":1489085355000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/572015\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/dftvs.1996.572015","relation":{},"subject":[]}}