{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:11:13Z","timestamp":1730214673999,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE Comput. Soc. Press","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.1996.571999","type":"proceedings-article","created":{"date-parts":[[2002,12,23]],"date-time":"2002-12-23T22:15:25Z","timestamp":1040681725000},"page":"86-94","source":"Crossref","is-referenced-by-count":22,"title":["Detection of an antenna effect in VLSI designs"],"prefix":"10.1109","author":[{"given":"W.","family":"Maly","sequence":"first","affiliation":[]},{"given":"C.","family":"Ouyang","sequence":"additional","affiliation":[]},{"given":"S.","family":"Ghosh","sequence":"additional","affiliation":[]},{"given":"S.","family":"Maturi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/55.145056"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.1992.363269"},{"key":"ref10","first-page":"190","article-title":"Layout Design for Yield and Reliability","author":"wang","year":"1996","journal-title":"Fifth ACM\/SIGDA Physical Design Workshop"},{"key":"ref6","first-page":"29","article-title":"Plasma Etching Charge-Up Damage to Thin Oxides","author":"shin","year":"1993","journal-title":"Solid State Technology"},{"key":"ref5","first-page":"81","article-title":"How Plasma Etching Damages Thin Gate Oxides","volume":"34","author":"gabriel","year":"1992","journal-title":"Solid State Technol"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1996.571999"},{"journal-title":"Cadence Opus Integrated Design Environment Reference Manual Set Cadence Design Systems","year":"1993","key":"ref7"},{"key":"ref2","first-page":"263","article-title":"Dielectric Breakdown of Gate Insulator due to Reactive Etching","volume":"26","author":"watanabe","year":"1984","journal-title":"Solid State Technology"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1991.164130"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1994.379712"}],"event":{"name":"Proceedings. 1996 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","acronym":"DFTVS-96","location":"Boston, MA, USA"},"container-title":["Proceedings. 1996 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx3\/4201\/12360\/00571999.pdf?arnumber=571999","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,9]],"date-time":"2017-03-09T22:43:53Z","timestamp":1489099433000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/571999\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/dftvs.1996.571999","relation":{},"subject":[]}}