{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:01:50Z","timestamp":1725454910472},"reference-count":23,"publisher":"IEEE Comput. Soc. Press","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.1996.571991","type":"proceedings-article","created":{"date-parts":[[2002,12,24]],"date-time":"2002-12-24T03:15:25Z","timestamp":1040699725000},"page":"59-67","source":"Crossref","is-referenced-by-count":4,"title":["Integration of DFM techniques and design automation"],"prefix":"10.1109","author":[{"given":"T.G.","family":"Waring","sequence":"first","affiliation":[]},{"given":"G.A.","family":"Allan","sequence":"additional","affiliation":[]},{"given":"A.I.","family":"Walton","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1147\/rd.276.0549"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1147\/rd.332.0174"},{"journal-title":"Algorithms and Techniques for VLSI Layout Synthesis","year":"1989","author":"hill","key":"ref12"},{"journal-title":"Layout Design and Verification","year":"1986","author":"ueda","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1982.1269993"},{"journal-title":"Layout Design and Verification","year":"1986","author":"burstein","key":"ref15"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"795","DOI":"10.1145\/74382.74532","article-title":"dtr: a defect-tolerant routing algorithm","author":"pitaksanonkul","year":"1989","journal-title":"26th ACM\/IEEE Design Automation Conference"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.240078"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1992.224342"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/66.382281"},{"key":"ref4","article-title":"Yield prediction for ULSI","author":"allan","year":"1996","journal-title":"VLSI Multilevel Metal Interconnection Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1995.476933"},{"journal-title":"ALLIANCE A complete Set of CAD Tools for teaching VLSI Design Laboratoire MASI\/CAO-VLSI","year":"0","author":"greiner","key":"ref6"},{"journal-title":"U2 VLSI System Compiler","year":"0","key":"ref5"},{"key":"ref8","first-page":"60","article-title":"Yield, economic, and logistic models for complex digital arrays","author":"seeds","year":"1967","journal-title":"IEEE International Convention Record"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1964.3442"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1995.476934"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1994.630018"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1970.7911"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSM.1995.524352"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/66.382282"},{"key":"ref21","article-title":"Enhanced network flow algorithm for yield optimisation","author":"bamji","year":"1996","journal-title":"27th ACM\/IEEE Design Automation Conference"},{"key":"ref23","first-page":"655","article-title":"A defect sensitivity measurement tool enabling comparison of multilevel interconnection strategies","author":"allan","year":"1995","journal-title":"VLSI Multilevel Metal Interconnection Conference"}],"event":{"name":"Proceedings. 1996 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","acronym":"DFTVS-96","location":"Boston, MA, USA"},"container-title":["Proceedings. 1996 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx3\/4201\/12360\/00571991.pdf?arnumber=571991","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T16:37:04Z","timestamp":1497544624000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/571991\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/dftvs.1996.571991","relation":{},"subject":[]}}