{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:00:10Z","timestamp":1729609210951,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE Comput. Soc. Press","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.1995.476950","type":"proceedings-article","created":{"date-parts":[[2002,11,19]],"date-time":"2002-11-19T17:10:21Z","timestamp":1037725821000},"page":"173-180","source":"Crossref","is-referenced-by-count":4,"title":["Layer assignment for yield enhancement"],"prefix":"10.1109","author":[{"family":"Zhan Chen","sequence":"first","affiliation":[]},{"given":"I.","family":"Koren","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"A Graph-Theoretic Via Minimization Algorithm for Two-Layer Printed Circuit Boards","volume":"30","author":"chen","year":"1983","journal-title":"IEEE Trans Circuits and Systems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.31525"},{"journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness","year":"1979","author":"garey","key":"ref12"},{"key":"ref13","article-title":"Optimization by Iterative Improvement: An Experimental Evaluation on Two-Way Partitioning","volume":"14","author":"yeh","year":"1993","journal-title":"IEEE Trans Computer-Aided Design"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1982.1585498"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1982.1269993"},{"journal-title":"IBM ABG User's Manual","year":"0","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/2.56854"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1992.224342"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.177399"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.240078"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1994.630019"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/5.123300"},{"key":"ref7","first-page":"83","article-title":"A Yield Enhancement Methodology for Custom VLSI Manufacturing","volume":"4","author":"collica","year":"1992","journal-title":"Digital Technical Journal"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1970.tb01770.x"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127706"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"235","DOI":"10.1109\/TCAD.1983.1270041","article-title":"Minimum-Via Topological Routing","volume":"2","author":"hsu","year":"1983","journal-title":"IEEE Trans Computer-Aided Design"}],"event":{"name":"International Workshop on Defect and Fault Tolerance in VLSI","acronym":"DFTVS-95","location":"Lafayette, LA, USA"},"container-title":["Proceedings of International Workshop on Defect and Fault Tolerance in VLSI"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx2\/3462\/10208\/00476950.pdf?arnumber=476950","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T15:03:49Z","timestamp":1497539029000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/476950\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/dftvs.1995.476950","relation":{},"subject":[]}}