{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:09:36Z","timestamp":1730214576369,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/dft.2019.8875355","type":"proceedings-article","created":{"date-parts":[[2019,10,21]],"date-time":"2019-10-21T20:19:21Z","timestamp":1571689161000},"page":"1-6","source":"Crossref","is-referenced-by-count":8,"title":["Preventing Scan Attack through Test Response Encryption"],"prefix":"10.1109","author":[{"given":"Satyadev","family":"Ahlawat","sequence":"first","affiliation":[]},{"given":"Jaynarayan","family":"Tudu","sequence":"additional","affiliation":[]},{"given":"Manoj Singh","family":"Gaur","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"287","author":"verbauwhcde","year":"1987","journal-title":"Security considerations in the design and implementation of a new DES chip"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.55"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-006-7720-x"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.20"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.85"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.89"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.7"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2089071"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.10.011"},{"key":"ref19","first-page":"413","author":"fujiwara","year":"2010","journal-title":"Secure and testable scan design using extended de bruijn graphs"},{"key":"ref4","first-page":"135","author":"yang","year":"2005","journal-title":"Secure scan a design-for-test architecture for crypto chips"},{"key":"ref3","first-page":"407","author":"nara","year":"2010","journal-title":"Scan-based attack against elliptic curve cryptosystems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E93.A.2481"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2014.2304492"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2007.70215"},{"key":"ref7","first-page":"246","article-title":"Are advanced DFT structures sufficient for preventing scan-attacks?","author":"darolt","year":"2012","journal-title":"30th IEEE VLSI Test Symposium VTS USA"},{"key":"ref2","first-page":"339","author":"yang","year":"2004","journal-title":"Scan Based Side Channel Attack on Dedicated Hardware Implementations of Data Encryption Standard"},{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","year":"2005","author":"bushnell","key":"ref1"},{"key":"ref9","first-page":"58","article-title":"A novel differential scan attack on advanced DFT structures","volume":"18","author":"darolt","year":"2013","journal-title":"ACM Trans Design Autom Electr Syst"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2017.7968241"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351212"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2017.7968248"}],"event":{"name":"2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2019,10,2]]},"location":"Noordwijk, Netherlands","end":{"date-parts":[[2019,10,4]]}},"container-title":["2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8863044\/8875268\/08875355.pdf?arnumber=8875355","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,19]],"date-time":"2022-07-19T16:25:26Z","timestamp":1658247926000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8875355\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/dft.2019.8875355","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}