{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T00:54:26Z","timestamp":1725411266111},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006,10]]},"DOI":"10.1109\/dft.2006.61","type":"proceedings-article","created":{"date-parts":[[2006,12,20]],"date-time":"2006-12-20T16:04:44Z","timestamp":1166630684000},"page":"206-214","source":"Crossref","is-referenced-by-count":0,"title":["Synthesis of Efficient Linear Test Pattern Generators"],"prefix":"10.1109","author":[{"given":"Avijit","family":"Dutta","sequence":"first","affiliation":[]},{"given":"Nur","family":"Touba","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675590"},{"year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766671"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/43.3134"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/43.743744"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743303"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1993.398797"},{"journal-title":"Built-In Test for VLSI Pseudorandom Techniques","year":"1987","author":"bardell","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675298"},{"key":"10","doi-asserted-by":"crossref","first-page":"193","DOI":"10.1109\/VTEST.2004.1299243","article-title":"Planar High Performance Ring","author":"mrugalski","year":"2004","journal-title":"Proc of VLSI Test Symposium"},{"journal-title":"Cambridge University Press","article-title":"Introduction to Finite Fields and Their Applications","year":"1986","author":"lidi","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223220"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1044111.1044120"},{"key":"4","first-page":"365","article-title":"Built-in TPG with Designed Phase Shifts","author":"kagaris","year":"2003","journal-title":"Proc of VLSI Test Symposium"},{"key":"9","first-page":"57","article-title":"High Speed Ring Generators and Compactors of Test Data","author":"mrugalski","year":"2003","journal-title":"Proc of VLSI Test Symposium"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/43.856975"}],"event":{"name":"2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","start":{"date-parts":[[2006,10,4]]},"location":"Arlington, VA, USA","end":{"date-parts":[[2006,10,4]]}},"container-title":["2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4030903\/4030904\/04030931.pdf?arnumber=4030931","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T08:26:23Z","timestamp":1497687983000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4030931\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/dft.2006.61","relation":{},"ISSN":["1550-5774"],"issn-type":[{"type":"print","value":"1550-5774"}],"subject":[],"published":{"date-parts":[[2006,10]]}}}