{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T16:49:35Z","timestamp":1725382175084},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006,10]]},"DOI":"10.1109\/dft.2006.20","type":"proceedings-article","created":{"date-parts":[[2006,12,20]],"date-time":"2006-12-20T16:04:44Z","timestamp":1166630684000},"page":"157-165","source":"Crossref","is-referenced-by-count":5,"title":["Defect Tolerant and Energy Economized DSP Plane of a 3-D Heterogeneous SoC"],"prefix":"10.1109","author":[{"given":"Vijay","family":"Jain","sequence":"first","affiliation":[]},{"given":"Glenn","family":"Chapman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2006.1660835"},{"year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2004.1347825"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859893"},{"key":"11","doi-asserted-by":"crossref","DOI":"10.1109\/DFTVS.2005.42","article-title":"Inter-plane via defect detection using the sensor plane in 3-D heterogeneous sensor systems","author":"chapman","year":"2005","journal-title":"Proc IEEE Int Symp Defect Fault Toler VLSI Syst"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2005.1554503"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2005.1416244"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2004.1347826"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1117\/12.548199"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/IWRSP.2000.855204"},{"year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.902765"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1002\/0471221317"},{"key":"4","article-title":"Inter-layer vias and TESH interconnection network for 3-D heterogeneous sensor system on a chip","author":"bhansali","year":"2005","journal-title":"Proc SPIE Defense and Security Symposium"},{"key":"9","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1023\/A:1008914504797","article-title":"Rapid system prototyping for high performance reconfigurable computing","author":"jain","year":"2000","journal-title":"Design Automation for Embedded Systems"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISP.1994.574750"}],"event":{"name":"2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","start":{"date-parts":[[2006,10,4]]},"location":"Arlington, VA, USA","end":{"date-parts":[[2006,10,4]]}},"container-title":["2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4030903\/4030904\/04030926.pdf?arnumber=4030926","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T08:26:23Z","timestamp":1497687983000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4030926\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/dft.2006.20","relation":{},"ISSN":["1550-5774"],"issn-type":[{"type":"print","value":"1550-5774"}],"subject":[],"published":{"date-parts":[[2006,10]]}}}